JPS58196469A - 集積回路のテスト方法 - Google Patents
集積回路のテスト方法Info
- Publication number
- JPS58196469A JPS58196469A JP57079422A JP7942282A JPS58196469A JP S58196469 A JPS58196469 A JP S58196469A JP 57079422 A JP57079422 A JP 57079422A JP 7942282 A JP7942282 A JP 7942282A JP S58196469 A JPS58196469 A JP S58196469A
- Authority
- JP
- Japan
- Prior art keywords
- test
- signal
- level
- terminal
- internal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31701—Arrangements for setting the Unit Under Test [UUT] in a test mode
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57079422A JPS58196469A (ja) | 1982-05-12 | 1982-05-12 | 集積回路のテスト方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57079422A JPS58196469A (ja) | 1982-05-12 | 1982-05-12 | 集積回路のテスト方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58196469A true JPS58196469A (ja) | 1983-11-15 |
| JPH0348468B2 JPH0348468B2 (OSRAM) | 1991-07-24 |
Family
ID=13689422
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57079422A Granted JPS58196469A (ja) | 1982-05-12 | 1982-05-12 | 集積回路のテスト方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58196469A (OSRAM) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4697140A (en) * | 1985-02-20 | 1987-09-29 | Fujitsu Limited | Semiconductor integrated circuit having a test circuit for testing an internal circuit |
| JPH09171060A (ja) * | 1995-12-21 | 1997-06-30 | Nec Corp | 半導体集積回路 |
| EP0752657A3 (en) * | 1995-07-03 | 1997-07-23 | Ford Motor Co | Access control circuit in test mode |
| JP2014074642A (ja) * | 2012-10-04 | 2014-04-24 | Seiko Npc Corp | 発振器 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5629177A (en) * | 1979-08-16 | 1981-03-23 | Nec Corp | Semiconductor integrated circuit device |
-
1982
- 1982-05-12 JP JP57079422A patent/JPS58196469A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5629177A (en) * | 1979-08-16 | 1981-03-23 | Nec Corp | Semiconductor integrated circuit device |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4697140A (en) * | 1985-02-20 | 1987-09-29 | Fujitsu Limited | Semiconductor integrated circuit having a test circuit for testing an internal circuit |
| EP0752657A3 (en) * | 1995-07-03 | 1997-07-23 | Ford Motor Co | Access control circuit in test mode |
| JPH09171060A (ja) * | 1995-12-21 | 1997-06-30 | Nec Corp | 半導体集積回路 |
| JP2014074642A (ja) * | 2012-10-04 | 2014-04-24 | Seiko Npc Corp | 発振器 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0348468B2 (OSRAM) | 1991-07-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS619047A (ja) | 位相修正方式 | |
| JPS58196469A (ja) | 集積回路のテスト方法 | |
| JPS634151B2 (OSRAM) | ||
| KR960016809B1 (ko) | 트리거 마스킹 기능을 갖는 트리거 신호 발생 회로 | |
| JP3225528B2 (ja) | レジスタ回路 | |
| US7574639B2 (en) | Method and apparatus for entering special mode in integrated circuit | |
| JPH0495785A (ja) | 半導体集積回路装置 | |
| JPS58161052A (ja) | テスト回路 | |
| JP2599759B2 (ja) | フリップフロップテスト方式 | |
| JPS6025482A (ja) | 電子式ストツプウオツチ | |
| JP3070627B2 (ja) | Cpuリセット回路 | |
| JPS60131480A (ja) | マルチモ−ドテスト回路 | |
| JPH02205940A (ja) | ウオッチドッグタイマ装置 | |
| JPH0380317A (ja) | リセットパルス信号出力回路 | |
| JPH0225109A (ja) | Lsi | |
| JPH03163632A (ja) | マイクロコンピュータテスト回路 | |
| JPH06318157A (ja) | 半導体集積回路 | |
| JPH03198518A (ja) | ラツチ回路 | |
| JPH04195443A (ja) | Scsiコントロールlsi | |
| JPH0279619A (ja) | 周波数逓倍回路 | |
| JPH0369224A (ja) | Cpu間のデータ通信方式 | |
| JPH09274523A (ja) | リセット装置 | |
| JPH03186938A (ja) | テスト回路 | |
| JPH0376413A (ja) | 半導体集積回路 | |
| JPH0522085A (ja) | エツジ・トリガド・フリツプフロツプ |