JPS58121458A - スキヤンアウト方式 - Google Patents
スキヤンアウト方式Info
- Publication number
- JPS58121458A JPS58121458A JP56196746A JP19674681A JPS58121458A JP S58121458 A JPS58121458 A JP S58121458A JP 56196746 A JP56196746 A JP 56196746A JP 19674681 A JP19674681 A JP 19674681A JP S58121458 A JPS58121458 A JP S58121458A
- Authority
- JP
- Japan
- Prior art keywords
- register
- address
- scan
- stage
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318555—Control logic
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318558—Addressing or selecting of subparts of the device under test
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Complex Calculations (AREA)
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56196746A JPS58121458A (ja) | 1981-12-09 | 1981-12-09 | スキヤンアウト方式 |
AU91088/82A AU539000B2 (en) | 1981-12-09 | 1982-12-02 | Scan-out system |
DE8282306522T DE3277598D1 (en) | 1981-12-09 | 1982-12-07 | Scan-out circuitry |
US06/447,659 US4491935A (en) | 1981-12-09 | 1982-12-07 | Scan-out system |
EP82306522A EP0081966B1 (en) | 1981-12-09 | 1982-12-07 | Scan-out circuitry |
ES518009A ES8401807A1 (es) | 1981-12-09 | 1982-12-07 | Conjunto sistematico de exploracion para un registro de desplazamiento. |
BR8207131A BR8207131A (pt) | 1981-12-09 | 1982-12-08 | Sistema de exploracao metodo na fabricacao de componente usinado;processo de fabricar componente acabado;componente usinado |
CA000417266A CA1181846A (en) | 1981-12-09 | 1982-12-08 | Scan-out system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56196746A JPS58121458A (ja) | 1981-12-09 | 1981-12-09 | スキヤンアウト方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58121458A true JPS58121458A (ja) | 1983-07-19 |
JPS6150340B2 JPS6150340B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1986-11-04 |
Family
ID=16362911
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56196746A Granted JPS58121458A (ja) | 1981-12-09 | 1981-12-09 | スキヤンアウト方式 |
Country Status (7)
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2564619B1 (fr) * | 1984-05-21 | 1986-09-26 | Enertec | Dispositif elementaire de traitement de donnees |
DE3431785A1 (de) * | 1984-08-29 | 1986-03-13 | Siemens AG, 1000 Berlin und 8000 München | Schaltungsanordnung fuer einen nach dem warteschlangenprinzip arbeitenden steuerspeicher (fifo-speicher) |
JPS63291134A (ja) * | 1987-05-22 | 1988-11-29 | Toshiba Corp | 論理集積回路 |
US6128758A (en) * | 1998-05-20 | 2000-10-03 | National Semiconductor Corporation | Modular re-useable bus architecture |
US6851080B1 (en) * | 1999-02-05 | 2005-02-01 | 3Com Corporation | Automatic activation of ASIC test mode |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3806891A (en) * | 1972-12-26 | 1974-04-23 | Ibm | Logic circuit for scan-in/scan-out |
JPS5352029A (en) * | 1976-10-22 | 1978-05-12 | Fujitsu Ltd | Arithmetic circuit unit |
US4169289A (en) * | 1977-07-08 | 1979-09-25 | Bell Telephone Laboratories, Incorporated | Data processor with improved cyclic data buffer apparatus |
JPS5853774B2 (ja) * | 1978-12-29 | 1983-12-01 | 株式会社日立製作所 | 情報処理装置 |
-
1981
- 1981-12-09 JP JP56196746A patent/JPS58121458A/ja active Granted
-
1982
- 1982-12-02 AU AU91088/82A patent/AU539000B2/en not_active Ceased
- 1982-12-07 ES ES518009A patent/ES8401807A1/es not_active Expired
- 1982-12-07 US US06/447,659 patent/US4491935A/en not_active Expired - Lifetime
- 1982-12-07 DE DE8282306522T patent/DE3277598D1/de not_active Expired
- 1982-12-07 EP EP82306522A patent/EP0081966B1/en not_active Expired
- 1982-12-08 CA CA000417266A patent/CA1181846A/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
EP0081966A2 (en) | 1983-06-22 |
CA1181846A (en) | 1985-01-29 |
ES518009A0 (es) | 1984-01-01 |
JPS6150340B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1986-11-04 |
DE3277598D1 (en) | 1987-12-10 |
US4491935A (en) | 1985-01-01 |
AU539000B2 (en) | 1984-09-06 |
AU9108882A (en) | 1983-06-16 |
EP0081966B1 (en) | 1987-11-04 |
ES8401807A1 (es) | 1984-01-01 |
EP0081966A3 (en) | 1985-05-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5042004A (en) | Programmable logic device with subroutine stack and random access memory | |
JPH0312573A (ja) | テストデータ変更回路を有する論理回路テスト装置 | |
JPH0668732B2 (ja) | 情報処理装置のスキヤン方式 | |
JPS58121458A (ja) | スキヤンアウト方式 | |
EP0238230B1 (en) | Programmable logic device | |
JPS59211146A (ja) | スキヤンイン方法 | |
JPH0572615B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JP2514989B2 (ja) | 順序回路 | |
JP2532092B2 (ja) | 状態保持回路走査方式 | |
JPS63108747A (ja) | ゲ−トアレイ集積回路 | |
JP2786017B2 (ja) | 半導体集積回路の製造方法 | |
JPS6144342B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH06148291A (ja) | バウンダリスキャンレジスタ | |
JPH06148290A (ja) | バウンダリスキャンレジスタ | |
JPS6373337A (ja) | 1/n検査回路 | |
JPS6327735B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH04310124A (ja) | レジスタファイル | |
JPS59128859A (ja) | 非整数倍率拡大装置 | |
JPS62263562A (ja) | 情報転送装置 | |
JPS62228178A (ja) | 論理回路の試験方式 | |
JPS6168636A (ja) | デ−タ処理装置 | |
JPS62219026A (ja) | レジスタフアイル制御方式 | |
JPS6132442A (ja) | ゲ−トアレイ大規模集積回路 | |
JPH0376557B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPS6149698B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |