JPS6150340B2 - - Google Patents

Info

Publication number
JPS6150340B2
JPS6150340B2 JP56196746A JP19674681A JPS6150340B2 JP S6150340 B2 JPS6150340 B2 JP S6150340B2 JP 56196746 A JP56196746 A JP 56196746A JP 19674681 A JP19674681 A JP 19674681A JP S6150340 B2 JPS6150340 B2 JP S6150340B2
Authority
JP
Japan
Prior art keywords
address
scan
register
counter
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56196746A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58121458A (ja
Inventor
Hidekyo Ozawa
Mikio Ito
Ryo Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56196746A priority Critical patent/JPS58121458A/ja
Priority to AU91088/82A priority patent/AU539000B2/en
Priority to DE8282306522T priority patent/DE3277598D1/de
Priority to US06/447,659 priority patent/US4491935A/en
Priority to EP82306522A priority patent/EP0081966B1/en
Priority to ES518009A priority patent/ES8401807A1/es
Priority to BR8207131A priority patent/BR8207131A/pt
Priority to CA000417266A priority patent/CA1181846A/en
Publication of JPS58121458A publication Critical patent/JPS58121458A/ja
Publication of JPS6150340B2 publication Critical patent/JPS6150340B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318555—Control logic
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318558—Addressing or selecting of subparts of the device under test

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Complex Calculations (AREA)
JP56196746A 1981-12-09 1981-12-09 スキヤンアウト方式 Granted JPS58121458A (ja)

Priority Applications (8)

Application Number Priority Date Filing Date Title
JP56196746A JPS58121458A (ja) 1981-12-09 1981-12-09 スキヤンアウト方式
AU91088/82A AU539000B2 (en) 1981-12-09 1982-12-02 Scan-out system
DE8282306522T DE3277598D1 (en) 1981-12-09 1982-12-07 Scan-out circuitry
US06/447,659 US4491935A (en) 1981-12-09 1982-12-07 Scan-out system
EP82306522A EP0081966B1 (en) 1981-12-09 1982-12-07 Scan-out circuitry
ES518009A ES8401807A1 (es) 1981-12-09 1982-12-07 Conjunto sistematico de exploracion para un registro de desplazamiento.
BR8207131A BR8207131A (pt) 1981-12-09 1982-12-08 Sistema de exploracao metodo na fabricacao de componente usinado;processo de fabricar componente acabado;componente usinado
CA000417266A CA1181846A (en) 1981-12-09 1982-12-08 Scan-out system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56196746A JPS58121458A (ja) 1981-12-09 1981-12-09 スキヤンアウト方式

Publications (2)

Publication Number Publication Date
JPS58121458A JPS58121458A (ja) 1983-07-19
JPS6150340B2 true JPS6150340B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1986-11-04

Family

ID=16362911

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56196746A Granted JPS58121458A (ja) 1981-12-09 1981-12-09 スキヤンアウト方式

Country Status (7)

Country Link
US (1) US4491935A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0081966B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS58121458A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AU (1) AU539000B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1181846A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3277598D1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
ES (1) ES8401807A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2564619B1 (fr) * 1984-05-21 1986-09-26 Enertec Dispositif elementaire de traitement de donnees
DE3431785A1 (de) * 1984-08-29 1986-03-13 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung fuer einen nach dem warteschlangenprinzip arbeitenden steuerspeicher (fifo-speicher)
JPS63291134A (ja) * 1987-05-22 1988-11-29 Toshiba Corp 論理集積回路
US6128758A (en) * 1998-05-20 2000-10-03 National Semiconductor Corporation Modular re-useable bus architecture
US6851080B1 (en) * 1999-02-05 2005-02-01 3Com Corporation Automatic activation of ASIC test mode

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3806891A (en) * 1972-12-26 1974-04-23 Ibm Logic circuit for scan-in/scan-out
JPS5352029A (en) * 1976-10-22 1978-05-12 Fujitsu Ltd Arithmetic circuit unit
US4169289A (en) * 1977-07-08 1979-09-25 Bell Telephone Laboratories, Incorporated Data processor with improved cyclic data buffer apparatus
JPS5853774B2 (ja) * 1978-12-29 1983-12-01 株式会社日立製作所 情報処理装置

Also Published As

Publication number Publication date
EP0081966A2 (en) 1983-06-22
CA1181846A (en) 1985-01-29
ES518009A0 (es) 1984-01-01
DE3277598D1 (en) 1987-12-10
US4491935A (en) 1985-01-01
AU539000B2 (en) 1984-09-06
AU9108882A (en) 1983-06-16
EP0081966B1 (en) 1987-11-04
ES8401807A1 (es) 1984-01-01
EP0081966A3 (en) 1985-05-29
JPS58121458A (ja) 1983-07-19

Similar Documents

Publication Publication Date Title
JPH0312573A (ja) テストデータ変更回路を有する論理回路テスト装置
JPS63182585A (ja) テスト容易化機能を備えた論理回路
JPH0668732B2 (ja) 情報処理装置のスキヤン方式
JPH0374796B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS61204744A (ja) 診断機能を有するｒａｍ内蔵ｌｓｉおよびその診断方法
JPS6150340B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB2079502A (en) Digital computers
JPH01110274A (ja) 試験回路
JPS59211146A (ja) スキヤンイン方法
US6377909B1 (en) Method and apparatus for preparing a logic simulation model and recording medium for storing the same
JP3278833B2 (ja) 論理回路テスト方法及びテスト入力回路及びテスト出力回路
JPH0572615B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH06300814A (ja) 集積回路及びそのテスト方法
JP2760649B2 (ja) 情報処理装置
JPS62228178A (ja) 論理回路の試験方式
KR100345673B1 (ko) 자기 진단 가능한 집적 회로
JPH06148291A (ja) バウンダリスキャンレジスタ
JPS6327735B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2751382B2 (ja) シフトパス制御システム
JPH06148290A (ja) バウンダリスキャンレジスタ
JPH03175382A (ja) 半導体集積回路
JPS62219026A (ja) レジスタフアイル制御方式
JPH0389178A (ja) 半導体集積回路
JPH05302959A (ja) 論理回路診断用回路、診断方式及び装置スキャン方式
JPH0540602A (ja) レジスタフアイルのスキヤン方式