CA1181846A - Scan-out system - Google Patents

Scan-out system

Info

Publication number
CA1181846A
CA1181846A CA000417266A CA417266A CA1181846A CA 1181846 A CA1181846 A CA 1181846A CA 000417266 A CA000417266 A CA 000417266A CA 417266 A CA417266 A CA 417266A CA 1181846 A CA1181846 A CA 1181846A
Authority
CA
Canada
Prior art keywords
scan
address
register
counter
multiplexer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000417266A
Other languages
English (en)
French (fr)
Inventor
Hidekiyo Ozawa
Mikio Itoh
Akira Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of CA1181846A publication Critical patent/CA1181846A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318555—Control logic
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318558—Addressing or selecting of subparts of the device under test

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Complex Calculations (AREA)
CA000417266A 1981-12-09 1982-12-08 Scan-out system Expired CA1181846A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP56196746A JPS58121458A (ja) 1981-12-09 1981-12-09 スキヤンアウト方式
JP196746/1981 1981-12-09

Publications (1)

Publication Number Publication Date
CA1181846A true CA1181846A (en) 1985-01-29

Family

ID=16362911

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000417266A Expired CA1181846A (en) 1981-12-09 1982-12-08 Scan-out system

Country Status (7)

Country Link
US (1) US4491935A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0081966B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS58121458A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AU (1) AU539000B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1181846A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3277598D1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
ES (1) ES8401807A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2564619B1 (fr) * 1984-05-21 1986-09-26 Enertec Dispositif elementaire de traitement de donnees
DE3431785A1 (de) * 1984-08-29 1986-03-13 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung fuer einen nach dem warteschlangenprinzip arbeitenden steuerspeicher (fifo-speicher)
JPS63291134A (ja) * 1987-05-22 1988-11-29 Toshiba Corp 論理集積回路
US6128758A (en) * 1998-05-20 2000-10-03 National Semiconductor Corporation Modular re-useable bus architecture
US6851080B1 (en) * 1999-02-05 2005-02-01 3Com Corporation Automatic activation of ASIC test mode

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3806891A (en) * 1972-12-26 1974-04-23 Ibm Logic circuit for scan-in/scan-out
JPS5352029A (en) * 1976-10-22 1978-05-12 Fujitsu Ltd Arithmetic circuit unit
US4169289A (en) * 1977-07-08 1979-09-25 Bell Telephone Laboratories, Incorporated Data processor with improved cyclic data buffer apparatus
JPS5853774B2 (ja) * 1978-12-29 1983-12-01 株式会社日立製作所 情報処理装置

Also Published As

Publication number Publication date
EP0081966A2 (en) 1983-06-22
ES518009A0 (es) 1984-01-01
JPS6150340B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1986-11-04
DE3277598D1 (en) 1987-12-10
US4491935A (en) 1985-01-01
AU539000B2 (en) 1984-09-06
AU9108882A (en) 1983-06-16
EP0081966B1 (en) 1987-11-04
ES8401807A1 (es) 1984-01-01
EP0081966A3 (en) 1985-05-29
JPS58121458A (ja) 1983-07-19

Similar Documents

Publication Publication Date Title
US3961252A (en) Testing embedded arrays
US4887267A (en) Logic integrated circuit capable of simplifying a test
EP0447995B1 (en) Analyzing device for saving semiconductor memory failures
US4141268A (en) Keyboard apparatus for an electronic musical instrument
US3775598A (en) Fault simulation system for determining the testability of a non-linear integrated circuit by an electrical signal test pattern
US5091908A (en) Built-in self-test technique for read-only memories
US5204564A (en) Variable delay circuit
JPH0374796B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0668732B2 (ja) 情報処理装置のスキヤン方式
CA1181846A (en) Scan-out system
JPH04157692A (ja) メモリ装置
US4885581A (en) Digital-to-analog converter circuit
US4170768A (en) Key code generator
US3740646A (en) Testing of non-linear circuits by accumulated result comparison
US6105156A (en) LSI tester for use in LSI fault analysis
US6073155A (en) Floating-point accumulator
US4367536A (en) Arrangement for determining number of exact significant figures in calculated result
US4876645A (en) Diagnostic system
US4424730A (en) Electronic musical instrument
KR100505587B1 (ko) 반도체 메모리 테스트 장치
JP2543119B2 (ja) 論理回路のテスト方法
SU1094038A1 (ru) Устройство дл сопр жени аналого-цифрового преобразовател с цифровой вычислительной машиной
JPS60147883A (ja) 図形の境界検出方法
JPS6077518A (ja) 集積回路
KR920009644B1 (ko) Vcr 서보시스템의 수평주사주파수 보정회로

Legal Events

Date Code Title Description
MKEC Expiry (correction)
MKEX Expiry