JPH065760A - 表面実装型半導体装置用パッケージリード - Google Patents

表面実装型半導体装置用パッケージリード

Info

Publication number
JPH065760A
JPH065760A JP3132320A JP13232091A JPH065760A JP H065760 A JPH065760 A JP H065760A JP 3132320 A JP3132320 A JP 3132320A JP 13232091 A JP13232091 A JP 13232091A JP H065760 A JPH065760 A JP H065760A
Authority
JP
Japan
Prior art keywords
solder
leads
substrate
lead
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3132320A
Other languages
English (en)
Japanese (ja)
Inventor
Paul T Lin
ポール・テイ・リン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of JPH065760A publication Critical patent/JPH065760A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582—Metallic layers on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3421—Leaded components
    • H05K3/3426—Leaded components characterised by the leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01012—Magnesium [Mg]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01077—Iridium [Ir]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10689—Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10742—Details of leads
    • H05K2201/10886—Other details
    • H05K2201/10909—Materials of terminal, e.g. of leads or electrodes of components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954—Other details of electrical connections
    • H05K2201/10984—Component carrying a connection agent, e.g. solder, adhesive
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/20—Details of printed circuits not provided for in H05K2201/01 - H05K2201/10
    • H05K2201/2081—Compound repelling a metal, e.g. solder
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Coating With Molten Metal (AREA)
JP3132320A 1990-03-23 1991-03-22 表面実装型半導体装置用パッケージリード Pending JPH065760A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US49815790A 1990-03-23 1990-03-23
US498157 1990-03-23

Publications (1)

Publication Number Publication Date
JPH065760A true JPH065760A (ja) 1994-01-14

Family

ID=23979818

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3132320A Pending JPH065760A (ja) 1990-03-23 1991-03-22 表面実装型半導体装置用パッケージリード

Country Status (5)

Country Link
US (1) US5329158A (cg-RX-API-DMAC7.html)
EP (1) EP0448266B1 (cg-RX-API-DMAC7.html)
JP (1) JPH065760A (cg-RX-API-DMAC7.html)
KR (1) KR0141580B1 (cg-RX-API-DMAC7.html)
DE (1) DE69119952T2 (cg-RX-API-DMAC7.html)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08264819A (ja) * 1995-03-20 1996-10-11 Kanegafuchi Chem Ind Co Ltd 半導体装置及び該製造方法
US6599420B2 (en) 2000-06-19 2003-07-29 Ibio Limited Filter bag

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69222957D1 (de) * 1991-09-30 1997-12-04 Ceridian Corp Plattierter nachgiebiger leiter
JP2957335B2 (ja) * 1991-10-29 1999-10-04 ローム株式会社 リードフレームの製造方法
US5343073A (en) * 1992-01-17 1994-08-30 Olin Corporation Lead frames having a chromium and zinc alloy coating
JPH06196603A (ja) * 1992-12-23 1994-07-15 Shinko Electric Ind Co Ltd リードフレームの製造方法
JP3515141B2 (ja) * 1993-05-18 2004-04-05 株式会社東芝 半導体パッケージ
US5540378A (en) * 1993-09-27 1996-07-30 Olin Corporation Method for the assembly of an electronic package
JP3224460B2 (ja) * 1993-09-27 2001-10-29 富士通株式会社 ソルダクリーム製版製造データ作成システム
KR970011623B1 (en) * 1994-01-13 1997-07-12 Samsung Electronics Co Ltd Lead frame of semiconductor package
US5459103A (en) * 1994-04-18 1995-10-17 Texas Instruments Incorporated Method of forming lead frame with strengthened encapsulation adhesion
US5455446A (en) * 1994-06-30 1995-10-03 Motorola, Inc. Leaded semiconductor package having temperature controlled lead length
GB2298316B (en) * 1995-02-23 1998-12-16 Standex Int Corp Surface mount electronic reed switch component
FR2733630B1 (fr) * 1995-04-27 1997-05-30 Imphy Sa Pattes de connexion pour composant electronique
JP3676472B2 (ja) * 1996-01-19 2005-07-27 オリンパス株式会社 接眼光学系
JPH1079400A (ja) * 1996-09-05 1998-03-24 Oki Electric Ind Co Ltd 半導体装置の実装方法及び半導体装置の構造
US5907769A (en) * 1996-12-30 1999-05-25 Micron Technology, Inc. Leads under chip in conventional IC package
CN1134839C (zh) * 1997-12-26 2004-01-14 三星航空产业株式会社 引线框架及涂敷引线框架的方法
US6557253B1 (en) * 1998-02-09 2003-05-06 Tessera, Inc. Method of making components with releasable leads
JP2000003988A (ja) * 1998-06-15 2000-01-07 Sony Corp リードフレームおよび半導体装置
US6188027B1 (en) 1999-06-30 2001-02-13 International Business Machines Corporation Protection of a plated through hole from chemical attack
US6225684B1 (en) 2000-02-29 2001-05-01 Texas Instruments Tucson Corporation Low temperature coefficient leadframe
JP3417395B2 (ja) * 2000-09-21 2003-06-16 松下電器産業株式会社 半導体装置用リードフレーム及びその製造方法及びそれを用いた半導体装置
JP3537417B2 (ja) * 2001-12-25 2004-06-14 株式会社東芝 半導体装置およびその製造方法
TW200531245A (en) * 2004-03-09 2005-09-16 Optimum Care Int Tech Inc Fabrication method for precise unit structure of chip leadframe
JP4436706B2 (ja) * 2004-03-25 2010-03-24 三洋電機株式会社 混成集積回路装置
KR100712526B1 (ko) * 2005-01-08 2007-04-30 삼성전자주식회사 반도체 칩 패키지 장치 및 그 방법
JP2007081235A (ja) * 2005-09-15 2007-03-29 Renesas Technology Corp 半導体装置の製造方法
US20100247955A1 (en) * 2006-09-29 2010-09-30 Kabushiki Kaisha Toshiba Joint with first and second members with a joining layer located therebetween containing sn metal and another metallic material; methods for forming the same
US20080198565A1 (en) * 2007-02-16 2008-08-21 Tyco Electronics Corporation Surface mount foot with coined edge surface
TW200836315A (en) * 2007-02-16 2008-09-01 Richtek Techohnology Corp Electronic package structure and method thereof
US7786556B2 (en) * 2007-06-27 2010-08-31 Seiko Instruments Inc. Semiconductor device and lead frame used to manufacture semiconductor device
US8129229B1 (en) 2007-11-10 2012-03-06 Utac Thai Limited Method of manufacturing semiconductor package containing flip-chip arrangement
KR101439280B1 (ko) * 2007-12-11 2014-09-17 삼성전자주식회사 표면실장소자 및 인쇄회로기판과, 인쇄회로기판 조립체
CN101465333B (zh) * 2007-12-17 2011-04-20 三星电子株式会社 引线框架及其制造方法
TWI456707B (zh) * 2008-01-28 2014-10-11 瑞薩電子股份有限公司 半導體裝置及其製造方法
US8304295B2 (en) * 2010-06-22 2012-11-06 Infineon Technologies Ag Method of manufacturing an electronic device with a package locking system
US8338924B2 (en) * 2010-12-09 2012-12-25 Qpl Limited Substrate for integrated circuit package with selective exposure of bonding compound and method of making thereof
JP2014192222A (ja) * 2013-03-26 2014-10-06 Shinko Electric Ind Co Ltd リードフレーム及び半導体装置
JP2015056540A (ja) * 2013-09-12 2015-03-23 株式会社東芝 半導体装置及びその製造方法
CN110100354A (zh) * 2016-12-22 2019-08-06 3M创新有限公司 使用印刷电路板的连接器
CN110265376A (zh) 2018-03-12 2019-09-20 意法半导体股份有限公司 引线框架表面精整
US10658278B2 (en) * 2018-08-16 2020-05-19 Texas Instruments Incorporated Electrical device terminal finishing
US11735512B2 (en) * 2018-12-31 2023-08-22 Stmicroelectronics International N.V. Leadframe with a metal oxide coating and method of forming the same
JP2022049987A (ja) * 2020-09-17 2022-03-30 株式会社村田製作所 積層セラミック電子部品、積層セラミック電子部品の実装構造
DE102020131722A1 (de) 2020-11-30 2022-06-02 Brose Fahrzeugteile Se & Co. Kommanditgesellschaft, Bamberg Elektronikbauelement zur elektronischen Umsetzung einer Komfortfunktion eines Kraftfahrzeugs
US20230036201A1 (en) * 2021-07-30 2023-02-02 Stmicroelectronics, Inc. Leadless semiconductor package with de-metallized porous structures and method for manufacturing the same

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60182796A (ja) * 1984-02-29 1985-09-18 富士通株式会社 部品取付け方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0612796B2 (ja) * 1984-06-04 1994-02-16 株式会社日立製作所 半導体装置
US4673967A (en) * 1985-01-29 1987-06-16 Texas Instruments Incorporated Surface mounted system for leaded semiconductor devices
US4661887A (en) * 1985-10-31 1987-04-28 Motorola, Inc. Surface mountable integrated circuit packages having solder bearing leads
US4722470A (en) * 1986-12-01 1988-02-02 International Business Machines Corporation Method and transfer plate for applying solder to component leads
DE3824008A1 (de) * 1988-07-15 1990-01-25 Contraves Ag Elektronische schaltung sowie verfahren zu deren herstellung

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60182796A (ja) * 1984-02-29 1985-09-18 富士通株式会社 部品取付け方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08264819A (ja) * 1995-03-20 1996-10-11 Kanegafuchi Chem Ind Co Ltd 半導体装置及び該製造方法
US6599420B2 (en) 2000-06-19 2003-07-29 Ibio Limited Filter bag

Also Published As

Publication number Publication date
DE69119952D1 (de) 1996-07-11
DE69119952T2 (de) 1997-01-02
US5329158A (en) 1994-07-12
KR0141580B1 (ko) 1998-06-01
EP0448266A2 (en) 1991-09-25
EP0448266A3 (cg-RX-API-DMAC7.html) 1994-04-20
EP0448266B1 (en) 1996-06-05

Similar Documents

Publication Publication Date Title
JPH065760A (ja) 表面実装型半導体装置用パッケージリード
KR100718172B1 (ko) 전자 디바이스 및 전자 디바이스 밀봉 방법 및 전자디바이스 접속 방법
US4993148A (en) Method of manufacturing a circuit board
US6510976B2 (en) Method for forming a flip chip semiconductor package
JPH0410240B2 (cg-RX-API-DMAC7.html)
US20110140256A1 (en) Semiconductor device, substrate and semiconductor device manufacturing method
KR100737498B1 (ko) 반도체 소자의 실장 방법 및 실장 구조
JPH04192596A (ja) 電子部品の表面実装構造
US8071472B2 (en) Semiconductor device with solder balls having high reliability
US5918796A (en) Method of fabricating package for housing semiconductor element
JPH0666355B2 (ja) 半導体装置の実装体およびその実装方法
TWI690947B (zh) 導電物質的布局方法、布局結構及包含其之ｌｅｄ顯示器
KR100726242B1 (ko) 플립칩 실장용 기판의 제조방법
JP3759686B2 (ja) チップの半田付け方法
JPH0955448A (ja) 半導体装置の製造方法
JP2603100B2 (ja) 電子部品塔載用基板の製造方法
JPH11251477A (ja) 半導体パッケージ、半導体装置、およびこれらの製造方法
JPH0385750A (ja) 半導体装置およびその実装方法
JP3132713B2 (ja) 半導体装置
JPH05243720A (ja) 混成集積回路装置
JP2002261115A (ja) 電子装置の実装構造
JPH06310567A (ja) 半導体装置の実装方法およびその実装構造
JPH0344945A (ja) 半導体装置の実装体およびその実装方法
JPH05198928A (ja) プリント配線板の製造方法
JPH11103144A (ja) 半田材料並びにプリント配線板及びその製造方法