JPH0510827B2 - - Google Patents
Info
- Publication number
- JPH0510827B2 JPH0510827B2 JP58240777A JP24077783A JPH0510827B2 JP H0510827 B2 JPH0510827 B2 JP H0510827B2 JP 58240777 A JP58240777 A JP 58240777A JP 24077783 A JP24077783 A JP 24077783A JP H0510827 B2 JPH0510827 B2 JP H0510827B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- silicon
- silicon oxide
- exposed
- contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H10W20/01—
-
- H10D64/0113—
-
- H10P76/40—
Landscapes
- Electrodes Of Semiconductors (AREA)
- Bipolar Transistors (AREA)
- Bipolar Integrated Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/450,900 US4512076A (en) | 1982-12-20 | 1982-12-20 | Semiconductor device fabrication process |
| US450900 | 1982-12-20 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59161060A JPS59161060A (ja) | 1984-09-11 |
| JPH0510827B2 true JPH0510827B2 (cg-RX-API-DMAC10.html) | 1993-02-10 |
Family
ID=23789980
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58240777A Granted JPS59161060A (ja) | 1982-12-20 | 1983-12-20 | 半導体デバイスの製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US4512076A (cg-RX-API-DMAC10.html) |
| JP (1) | JPS59161060A (cg-RX-API-DMAC10.html) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2183907B (en) * | 1985-11-27 | 1989-10-04 | Raytheon Co | Semiconductor device |
| US4936928A (en) * | 1985-11-27 | 1990-06-26 | Raytheon Company | Semiconductor device |
| GB2204992A (en) * | 1987-05-05 | 1988-11-23 | British Telecomm | Bipolar transistor |
| JPH07120711B2 (ja) * | 1988-01-18 | 1995-12-20 | 日本電気株式会社 | 半導体装置の製造方法 |
| US5225359A (en) * | 1990-08-17 | 1993-07-06 | National Semiconductor Corporation | Method of fabricating Schottky barrier diodes and Schottky barrier diode-clamped transistors |
| JP4213776B2 (ja) * | 1997-11-28 | 2009-01-21 | 光照 木村 | Mosゲートショットキートンネルトランジスタおよびこれを用いた集積回路 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3953266A (en) * | 1968-11-28 | 1976-04-27 | Toshio Takai | Process for fabricating a semiconductor device |
| JPS5365078A (en) * | 1976-11-24 | 1978-06-10 | Toshiba Corp | Production of junction type field effect transistor |
| JPS5563821A (en) * | 1978-11-06 | 1980-05-14 | Nec Corp | Semiconductor device |
| FR2461358A1 (fr) * | 1979-07-06 | 1981-01-30 | Thomson Csf | Procede de realisation d'un transistor a effet de champ a grille auto-alignee, et transistor obtenu par ce procede |
| US4317276A (en) * | 1980-06-12 | 1982-03-02 | Teletype Corporation | Method of manufacturing an insulated gate field-effect transistor therefore in a silicon wafer |
| JPS5730366A (en) * | 1980-07-30 | 1982-02-18 | Oki Electric Ind Co Ltd | Schottky transistor and manufacture thereof |
| JPS5735341A (en) * | 1980-08-12 | 1982-02-25 | Toshiba Corp | Method of seperating elements of semiconductor device |
| JPS57187963A (en) * | 1981-05-14 | 1982-11-18 | Nec Corp | Manufacture of semiconductor device |
| JPS5856459A (ja) * | 1981-09-30 | 1983-04-04 | Fujitsu Ltd | 半導体装置の製造方法 |
-
1982
- 1982-12-20 US US06/450,900 patent/US4512076A/en not_active Expired - Lifetime
-
1983
- 1983-12-20 JP JP58240777A patent/JPS59161060A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| US4512076A (en) | 1985-04-23 |
| JPS59161060A (ja) | 1984-09-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4102733A (en) | Two and three mask process for IGFET fabrication | |
| US3462650A (en) | Electrical circuit manufacture | |
| US4329706A (en) | Doped polysilicon silicide semiconductor integrated circuit interconnections | |
| US4127931A (en) | Semiconductor device | |
| JPH0343778B2 (cg-RX-API-DMAC10.html) | ||
| KR950000866B1 (ko) | 반도체장치 및 그의 제조방법 | |
| JPS6112382B2 (cg-RX-API-DMAC10.html) | ||
| JPH1070281A (ja) | 半導体装置およびその製造方法 | |
| JPS587840A (ja) | 半導体集積回路 | |
| JPS58139468A (ja) | 半導体装置およびその製造方法 | |
| US3354360A (en) | Integrated circuits with active elements isolated by insulating material | |
| EP0030147B1 (en) | Method for manufacturing a semiconductor integrated circuit | |
| US4617071A (en) | Method of fabricating electrically connected regions of opposite conductivity type in a semiconductor structure | |
| JPH0145224B2 (cg-RX-API-DMAC10.html) | ||
| US4596069A (en) | Three dimensional processing for monolithic IMPATTs | |
| US4883772A (en) | Process for making a self-aligned silicide shunt | |
| JPH0510827B2 (cg-RX-API-DMAC10.html) | ||
| US4692791A (en) | Monolithic IMPATT with stripline leads | |
| JP2592414B2 (ja) | バイポーラトランジスタ構造の製造方法 | |
| US4544941A (en) | Semiconductor device having multiple conductive layers and the method of manufacturing the semiconductor device | |
| JPS6271256A (ja) | 化合物半導体集積回路 | |
| JPH04373133A (ja) | 半導体装置 | |
| JP3307481B2 (ja) | 半導体装置 | |
| US3967364A (en) | Method of manufacturing semiconductor devices | |
| EP0264309B1 (en) | Self-aligned base shunt for transistor |