JP6396653B2 - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
JP6396653B2
JP6396653B2 JP2013225212A JP2013225212A JP6396653B2 JP 6396653 B2 JP6396653 B2 JP 6396653B2 JP 2013225212 A JP2013225212 A JP 2013225212A JP 2013225212 A JP2013225212 A JP 2013225212A JP 6396653 B2 JP6396653 B2 JP 6396653B2
Authority
JP
Japan
Prior art keywords
layer
wiring
metal
insulating film
resistance element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2013225212A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015088585A (ja
JP2015088585A5 (enExample
Inventor
成太 徳光
成太 徳光
森 隆弘
隆弘 森
新田 哲也
哲也 新田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Priority to JP2013225212A priority Critical patent/JP6396653B2/ja
Priority to US14/516,806 priority patent/US9881868B2/en
Priority to TW103136519A priority patent/TWI643299B/zh
Priority to KR1020140145107A priority patent/KR20150050390A/ko
Priority to EP14190281.7A priority patent/EP2869343A3/en
Priority to CN201410598459.6A priority patent/CN104600052A/zh
Publication of JP2015088585A publication Critical patent/JP2015088585A/ja
Publication of JP2015088585A5 publication Critical patent/JP2015088585A5/ja
Priority to US15/696,395 priority patent/US20170365553A1/en
Application granted granted Critical
Publication of JP6396653B2 publication Critical patent/JP6396653B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5228Resistive arrangements or effects of, or between, wiring layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00Resistors, capacitors or inductors
    • H10D1/40Resistors
    • H10D1/47Resistors having no potential barriers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/201Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits
    • H10D84/204Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors
    • H10D84/209Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors of only resistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53214Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
    • H01L23/53223Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53257Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
    • H01L23/53266Additional layers associated with refractory-metal layers, e.g. adhesion, barrier, cladding layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00Resistors, capacitors or inductors
    • H10D1/40Resistors
    • H10D1/47Resistors having no potential barriers
    • H10D1/474Resistors having no potential barriers comprising refractory metals, transition metals, noble metals, metal compounds or metal alloys, e.g. silicides

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP2013225212A 2013-10-30 2013-10-30 半導体装置 Active JP6396653B2 (ja)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP2013225212A JP6396653B2 (ja) 2013-10-30 2013-10-30 半導体装置
US14/516,806 US9881868B2 (en) 2013-10-30 2014-10-17 Semiconductor device
TW103136519A TWI643299B (zh) 2013-10-30 2014-10-22 半導體裝置
EP14190281.7A EP2869343A3 (en) 2013-10-30 2014-10-24 Integrated metal resistor
KR1020140145107A KR20150050390A (ko) 2013-10-30 2014-10-24 반도체 장치
CN201410598459.6A CN104600052A (zh) 2013-10-30 2014-10-30 半导体装置
US15/696,395 US20170365553A1 (en) 2013-10-30 2017-09-06 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2013225212A JP6396653B2 (ja) 2013-10-30 2013-10-30 半導体装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2018127015A Division JP2018186285A (ja) 2018-07-03 2018-07-03 半導体装置

Publications (3)

Publication Number Publication Date
JP2015088585A JP2015088585A (ja) 2015-05-07
JP2015088585A5 JP2015088585A5 (enExample) 2016-12-08
JP6396653B2 true JP6396653B2 (ja) 2018-09-26

Family

ID=51799005

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013225212A Active JP6396653B2 (ja) 2013-10-30 2013-10-30 半導体装置

Country Status (6)

Country Link
US (2) US9881868B2 (enExample)
EP (1) EP2869343A3 (enExample)
JP (1) JP6396653B2 (enExample)
KR (1) KR20150050390A (enExample)
CN (1) CN104600052A (enExample)
TW (1) TWI643299B (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016181710A1 (ja) * 2015-05-13 2016-11-17 株式会社村田製作所 薄膜デバイス
DE102016104507A1 (de) * 2016-03-11 2017-09-14 Infineon Technologies Ag Halbleiterbauelemente und ein Verfahren zum Bilden eines Halbleiterbauelements
WO2018008068A1 (ja) * 2016-07-04 2018-01-11 三菱電機株式会社 半導体装置の製造方法
US10164002B2 (en) * 2016-11-29 2018-12-25 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device and layout method
JP6800815B2 (ja) * 2017-06-27 2020-12-16 ルネサスエレクトロニクス株式会社 半導体装置
JP7340948B2 (ja) * 2018-09-05 2023-09-08 ローム株式会社 電子部品
US12438080B2 (en) * 2018-09-28 2025-10-07 Intel Corporation And process for a precision resistor
KR102816786B1 (ko) 2019-06-21 2025-06-05 삼성전자주식회사 수직형 메모리 장치
WO2021177071A1 (ja) * 2020-03-03 2021-09-10 ローム株式会社 電子部品
JP2023160005A (ja) * 2022-04-21 2023-11-02 ルネサスエレクトロニクス株式会社 半導体装置

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06140396A (ja) * 1992-10-23 1994-05-20 Yamaha Corp 半導体装置とその製法
JP2001015599A (ja) * 1999-06-30 2001-01-19 Toshiba Corp 半導体装置及びその製造方法
JP3715502B2 (ja) 2000-03-14 2005-11-09 株式会社東芝 半導体装置及びその製造方法
US6709918B1 (en) * 2002-12-02 2004-03-23 Chartered Semiconductor Manufacturing Ltd. Method for making a metal-insulator-metal (MIM) capacitor and metal resistor for a copper back-end-of-line (BEOL) technology
JP2004303908A (ja) * 2003-03-31 2004-10-28 Matsushita Electric Ind Co Ltd 半導体装置及びその製造方法
KR100524963B1 (ko) * 2003-05-14 2005-10-31 삼성전자주식회사 금속 배선 및 금속 저항을 포함하는 반도체 소자 및 그제조 방법
DE10341059B4 (de) * 2003-09-05 2007-05-31 Infineon Technologies Ag Integrierte Schaltungsanordnung mit Kondensator und Herstellungsverfahren
JP2005158803A (ja) * 2003-11-20 2005-06-16 Seiko Epson Corp 半導体装置および半導体装置の製造方法
JP4446771B2 (ja) * 2004-03-23 2010-04-07 株式会社リコー 半導体装置
US7005379B2 (en) * 2004-04-08 2006-02-28 Micron Technology, Inc. Semiconductor processing methods for forming electrical contacts
JP2005347466A (ja) * 2004-06-02 2005-12-15 Renesas Technology Corp 半導体装置及び半導体装置の製造方法
KR100735521B1 (ko) * 2005-10-19 2007-07-04 삼성전자주식회사 반도체 소자 및 그 제조 방법
JP2008130918A (ja) 2006-11-22 2008-06-05 Denso Corp 半導体装置及び半導体装置の製造方法
EP2351378B1 (en) * 2008-11-26 2020-08-19 Thin Film Electronics ASA Random delay generation for thin-film transistor based circuits
JP5601566B2 (ja) 2010-01-28 2014-10-08 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
JP2011253898A (ja) * 2010-06-01 2011-12-15 Nippon Telegr & Teleph Corp <Ntt> 半導体装置及び製造方法
JP2012119383A (ja) * 2010-11-29 2012-06-21 Renesas Electronics Corp 半導体装置およびその製造方法
US8860181B2 (en) * 2012-03-07 2014-10-14 United Microelectronics Corp. Thin film resistor structure

Also Published As

Publication number Publication date
US20170365553A1 (en) 2017-12-21
KR20150050390A (ko) 2015-05-08
US20150115410A1 (en) 2015-04-30
TW201523822A (zh) 2015-06-16
JP2015088585A (ja) 2015-05-07
EP2869343A2 (en) 2015-05-06
TWI643299B (zh) 2018-12-01
US9881868B2 (en) 2018-01-30
CN104600052A (zh) 2015-05-06
EP2869343A3 (en) 2015-09-02

Similar Documents

Publication Publication Date Title
JP6396653B2 (ja) 半導体装置
JP6075114B2 (ja) 半導体装置および半導体装置の製造方法
US8971014B2 (en) Protection structure for metal-oxide-metal capacitor
US8618634B2 (en) Semiconductor device manufacturing method and semiconductor device
JP4351198B2 (ja) ボンドパッド構造のトップビアパターン
JP5601566B2 (ja) 半導体装置およびその製造方法
JP6120528B2 (ja) 半導体装置およびその製造方法
JP6376750B2 (ja) 半導体装置および半導体装置の製造方法
JP2004343125A (ja) 金属配線及び金属抵抗を含む半導体素子並びにその製造方法
US7675175B2 (en) Semiconductor device having isolated pockets of insulation in conductive seal ring
JP5544812B2 (ja) 半導体装置
JP5521422B2 (ja) 半導体装置
JP2020065075A (ja) 半導体装置
JP6888581B2 (ja) 半導体装置およびその製造方法
JP2018186285A (ja) 半導体装置
JP5708124B2 (ja) 半導体装置
CN116053249A (zh) 半导体结构
JP2014216428A (ja) 半導体装置及び半導体装置の製造方法
JP2007013211A (ja) 半導体装置
WO2025225664A1 (ja) 半導体装置およびその製造方法
US20190273051A1 (en) Overhang model for reducing passivation stress and method for producing the same
JP5722651B2 (ja) 半導体装置およびその製造方法
CN116487352A (zh) 包括芯片保护件的半导体芯片
JP2007208190A (ja) 半導体装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20161021

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20161021

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20170810

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20171003

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20171130

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20180403

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180703

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20180710

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180828

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180830

R150 Certificate of patent or registration of utility model

Ref document number: 6396653

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150