JP6224520B2 - 配線基板の製造方法 - Google Patents

配線基板の製造方法 Download PDF

Info

Publication number
JP6224520B2
JP6224520B2 JP2014105400A JP2014105400A JP6224520B2 JP 6224520 B2 JP6224520 B2 JP 6224520B2 JP 2014105400 A JP2014105400 A JP 2014105400A JP 2014105400 A JP2014105400 A JP 2014105400A JP 6224520 B2 JP6224520 B2 JP 6224520B2
Authority
JP
Japan
Prior art keywords
resist layer
solder resist
thickness
exposed
connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2014105400A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015216332A5 (enrdf_load_stackoverflow
JP2015216332A (ja
Inventor
豊田 裕二
裕二 豊田
寛彦 後閑
寛彦 後閑
川合 宣行
宣行 川合
中川 邦弘
邦弘 中川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Paper Mills Ltd
Original Assignee
Mitsubishi Paper Mills Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Paper Mills Ltd filed Critical Mitsubishi Paper Mills Ltd
Priority to JP2014105400A priority Critical patent/JP6224520B2/ja
Publication of JP2015216332A publication Critical patent/JP2015216332A/ja
Publication of JP2015216332A5 publication Critical patent/JP2015216332A5/ja
Application granted granted Critical
Publication of JP6224520B2 publication Critical patent/JP6224520B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452Solder masks
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/28Applying non-metallic protective coatings
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/28Applying non-metallic protective coatings
    • H05K3/288Removal of non-metallic coatings, e.g. for repairing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4857Multilayer substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822Multilayer substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09845Stepped hole, via, edge, bump or conductor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/01Tools for processing; Objects used during processing
    • H05K2203/0104Tools for processing; Objects used during processing for patterning or coating
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05Patterning and lithography; Masks; Details of resist
    • H05K2203/0502Patterning and lithography

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Ceramic Engineering (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
JP2014105400A 2013-05-22 2014-05-21 配線基板の製造方法 Active JP6224520B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2014105400A JP6224520B2 (ja) 2013-05-22 2014-05-21 配線基板の製造方法

Applications Claiming Priority (21)

Application Number Priority Date Filing Date Title
JP2013107932 2013-05-22
JP2013107932 2013-05-22
JP2013125178 2013-06-14
JP2013125178 2013-06-14
JP2013131839 2013-06-24
JP2013131839 2013-06-24
JP2013139706 2013-07-03
JP2013139706 2013-07-03
JP2013142482 2013-07-08
JP2013142482 2013-07-08
JP2013147430 2013-07-16
JP2013147430 2013-07-16
JP2013150824 2013-07-19
JP2013150825 2013-07-19
JP2013150824 2013-07-19
JP2013150825 2013-07-19
JP2014086392 2014-04-18
JP2014086392 2014-04-18
JP2014090220 2014-04-24
JP2014090220 2014-04-24
JP2014105400A JP6224520B2 (ja) 2013-05-22 2014-05-21 配線基板の製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2017102666A Division JP6416323B2 (ja) 2013-05-22 2017-05-24 配線基板の製造方法

Publications (3)

Publication Number Publication Date
JP2015216332A JP2015216332A (ja) 2015-12-03
JP2015216332A5 JP2015216332A5 (enrdf_load_stackoverflow) 2016-05-26
JP6224520B2 true JP6224520B2 (ja) 2017-11-01

Family

ID=51933504

Family Applications (3)

Application Number Title Priority Date Filing Date
JP2014105400A Active JP6224520B2 (ja) 2013-05-22 2014-05-21 配線基板の製造方法
JP2017102666A Active JP6416323B2 (ja) 2013-05-22 2017-05-24 配線基板の製造方法
JP2018093701A Active JP6514807B2 (ja) 2013-05-22 2018-05-15 配線基板の製造方法

Family Applications After (2)

Application Number Title Priority Date Filing Date
JP2017102666A Active JP6416323B2 (ja) 2013-05-22 2017-05-24 配線基板の製造方法
JP2018093701A Active JP6514807B2 (ja) 2013-05-22 2018-05-15 配線基板の製造方法

Country Status (5)

Country Link
JP (3) JP6224520B2 (enrdf_load_stackoverflow)
KR (1) KR102076479B1 (enrdf_load_stackoverflow)
CN (4) CN107969077B (enrdf_load_stackoverflow)
TW (1) TWI625996B (enrdf_load_stackoverflow)
WO (1) WO2014188945A1 (enrdf_load_stackoverflow)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6075643B2 (ja) * 2013-11-28 2017-02-08 京セラ株式会社 配線基板の製造方法
KR200491846Y1 (ko) 2014-12-10 2020-06-17 미쓰비시 세이시 가부시키가이샤 레지스트층의 박막화 장치
TWI675256B (zh) * 2015-03-13 2019-10-21 日商三菱製紙股份有限公司 阻焊劑圖型之形成方法
JP6656027B2 (ja) * 2015-03-13 2020-03-04 三菱製紙株式会社 ソルダーレジストパターンの形成方法
KR102814782B1 (ko) 2020-03-12 2025-05-30 엘지이노텍 주식회사 인쇄회로기판 및 이의 제조 방법
KR20210131149A (ko) * 2020-04-23 2021-11-02 엘지이노텍 주식회사 인쇄회로기판 및 이의 제조 방법
KR20210154454A (ko) * 2020-06-12 2021-12-21 엘지이노텍 주식회사 인쇄회로기판 및 이의 제조 방법
KR20210154450A (ko) * 2020-06-12 2021-12-21 엘지이노텍 주식회사 인쇄회로기판 및 이의 제조 방법
US11551939B2 (en) 2020-09-02 2023-01-10 Qualcomm Incorporated Substrate comprising interconnects embedded in a solder resist layer
US20240314937A1 (en) * 2021-04-26 2024-09-19 Lg Innotek Co., Ltd. Circuit board
CN113517202A (zh) * 2021-05-27 2021-10-19 日月光半导体(上海)有限公司 集成电路装置及其制造方法
CN113950193B (zh) * 2021-09-24 2024-09-10 上海富乐华半导体科技有限公司 Dbc覆铜陶瓷基板上圆形半腐蚀沉孔的设计方法

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS346263B1 (enrdf_load_stackoverflow) 1957-01-18 1959-07-18
EP0377872A2 (de) * 1989-01-09 1990-07-18 Siemens Aktiengesellschaft Verfahren zum Aufbringen einer Lötstoppabdeckung auf Leiterplatten
JPH05226505A (ja) 1992-02-18 1993-09-03 Ibiden Co Ltd プリント配線板
JPH0659449A (ja) * 1992-08-06 1994-03-04 Tamura Kaken Kk 感光性樹脂組成物
JPH0661647A (ja) * 1992-08-07 1994-03-04 Fujitsu Ltd 薄膜回路基板の製造方法
JP3395222B2 (ja) * 1992-12-10 2003-04-07 松下電器産業株式会社 プリント配線板の製造方法
EP0817548B1 (en) * 1996-01-11 2006-04-05 Ibiden Co., Ltd. Printed wiring board and method for manufacturing the same
JP3856414B2 (ja) * 1997-12-25 2006-12-13 日本ビクター株式会社 プリント配線基板の製造方法及びプリント配線基板
JP2001135919A (ja) * 1999-11-08 2001-05-18 Sumitomo Metal Electronics Devices Inc プラスチックパッケージの製造方法
JP3767676B2 (ja) * 2000-09-12 2006-04-19 信越化学工業株式会社 オルガノシロキサン系高分子化合物及び光硬化性樹脂組成物並びにパターン形成方法及び基板保護用皮膜
KR100389314B1 (ko) * 2001-07-18 2003-06-25 엘지전자 주식회사 도금인입선 없는 인쇄회로기판의 제조방법
TWI312166B (en) * 2001-09-28 2009-07-11 Toppan Printing Co Ltd Multi-layer circuit board, integrated circuit package, and manufacturing method for multi-layer circuit board
JP3883948B2 (ja) 2002-10-16 2007-02-21 大日本印刷株式会社 多層配線基板およびフリップチップ方式の半導体パッケージ
CN101562953B (zh) * 2003-02-13 2011-12-07 株式会社藤仓 多层基板及其制造方法
CN1926930B (zh) * 2004-03-03 2011-06-15 新光电气工业株式会社 电路板制造方法与电路板
CN100459077C (zh) * 2006-03-15 2009-02-04 日月光半导体制造股份有限公司 基板的制造方法
JP4660826B2 (ja) * 2006-08-18 2011-03-30 山栄化学株式会社 レジストパターンの形成方法
CN100555619C (zh) * 2007-04-11 2009-10-28 全懋精密科技股份有限公司 基板表面处理结构及其制作方法
KR100850243B1 (ko) * 2007-07-26 2008-08-04 삼성전기주식회사 인쇄회로기판 및 그 제조방법
CN101364586B (zh) * 2007-08-10 2010-06-23 全懋精密科技股份有限公司 封装基板结构
CN101170069A (zh) * 2007-11-21 2008-04-30 健鼎(无锡)电子有限公司 高对准度的防焊层开口方法
TWI355222B (en) * 2008-12-18 2011-12-21 Unimicron Technology Corp Surface plating process for circuit substrate
CN101668390B (zh) * 2009-09-22 2011-06-08 深圳崇达多层线路板有限公司 一种印刷线路板阻焊层的生产工艺
JP5255545B2 (ja) * 2009-09-29 2013-08-07 三菱製紙株式会社 ソルダーレジストの形成方法
CN102088822B (zh) * 2009-12-08 2014-12-17 三星半导体(中国)研究开发有限公司 具有焊点自保护功能的pcb基板及其焊盘制作工艺
JP5871396B2 (ja) * 2010-09-28 2016-03-01 三菱製紙株式会社 ソルダーレジストパターンの形成方法
JP5830925B2 (ja) 2011-05-10 2015-12-09 日立化成株式会社 プリント配線板の製造方法
JP2013041958A (ja) * 2011-08-15 2013-02-28 Hitachi Cable Ltd プリント配線基板およびプリント配線基板の製造方法
JP3182371U (ja) * 2012-02-10 2013-03-21 三菱製紙株式会社 レジスト層の薄膜化処理装置
JP2014078551A (ja) * 2012-10-09 2014-05-01 Ngk Spark Plug Co Ltd 配線基板、配線基板の製造方法

Also Published As

Publication number Publication date
WO2014188945A1 (ja) 2014-11-27
KR102076479B1 (ko) 2020-02-12
JP2017183744A (ja) 2017-10-05
CN107969076B (zh) 2020-04-28
CN107979919B (zh) 2020-07-10
CN107969077A (zh) 2018-04-27
CN105210460A (zh) 2015-12-30
JP2018139318A (ja) 2018-09-06
TW201509256A (zh) 2015-03-01
JP6514807B2 (ja) 2019-05-15
CN107969076A (zh) 2018-04-27
JP6416323B2 (ja) 2018-10-31
KR20160013007A (ko) 2016-02-03
CN105210460B (zh) 2019-01-11
CN107979919A (zh) 2018-05-01
TWI625996B (zh) 2018-06-01
CN107969077B (zh) 2020-02-18
JP2015216332A (ja) 2015-12-03

Similar Documents

Publication Publication Date Title
JP6416324B2 (ja) 配線基板の製造方法
JP6416323B2 (ja) 配線基板の製造方法
KR20200000700U (ko) 프린트 배선판
CN203934093U (zh) 印刷布线板
CN113169132B (zh) 半导体封装体的制造方法和其中使用的粘合片
JP3209290U (ja) プリント配線板
JP2015023184A (ja) プリント配線板の製造方法
JP2015015289A (ja) プリント配線板の製造方法
KR20100054394A (ko) 비지에이 패키지에 사용되는 회로 기판 및 그의 제조 방법
JP3202620U (ja) レジスト層の薄膜化装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160331

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160331

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20170316

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170328

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170524

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170919

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20171005

R150 Certificate of patent or registration of utility model

Ref document number: 6224520

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250