JP6172966B2 - 光学素子用基板及び光学素子パッケージの製造方法並びに光学素子用基板及び光学素子パッケージ - Google Patents
光学素子用基板及び光学素子パッケージの製造方法並びに光学素子用基板及び光学素子パッケージ Download PDFInfo
- Publication number
- JP6172966B2 JP6172966B2 JP2013030291A JP2013030291A JP6172966B2 JP 6172966 B2 JP6172966 B2 JP 6172966B2 JP 2013030291 A JP2013030291 A JP 2013030291A JP 2013030291 A JP2013030291 A JP 2013030291A JP 6172966 B2 JP6172966 B2 JP 6172966B2
- Authority
- JP
- Japan
- Prior art keywords
- optical element
- metal
- ceramic substrate
- substrate
- porous ceramic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
Landscapes
- Led Device Packages (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013030291A JP6172966B2 (ja) | 2013-02-19 | 2013-02-19 | 光学素子用基板及び光学素子パッケージの製造方法並びに光学素子用基板及び光学素子パッケージ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013030291A JP6172966B2 (ja) | 2013-02-19 | 2013-02-19 | 光学素子用基板及び光学素子パッケージの製造方法並びに光学素子用基板及び光学素子パッケージ |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2014160731A JP2014160731A (ja) | 2014-09-04 |
| JP2014160731A5 JP2014160731A5 (enExample) | 2016-04-07 |
| JP6172966B2 true JP6172966B2 (ja) | 2017-08-02 |
Family
ID=51612233
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2013030291A Active JP6172966B2 (ja) | 2013-02-19 | 2013-02-19 | 光学素子用基板及び光学素子パッケージの製造方法並びに光学素子用基板及び光学素子パッケージ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP6172966B2 (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP3185655B8 (de) * | 2015-12-22 | 2024-01-03 | Heraeus Electronics GmbH & Co. KG | Verfahren zur individuellen codierung von metall-keramik-substraten |
| JP6868455B2 (ja) * | 2016-06-02 | 2021-05-12 | パナソニック株式会社 | 電子部品パッケージおよびその製造方法 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006287126A (ja) * | 2005-04-04 | 2006-10-19 | Toyoda Gosei Co Ltd | Ledランプ、およびそのユニット板の製造方法 |
| JP4744335B2 (ja) * | 2006-01-30 | 2011-08-10 | 京セラ株式会社 | 発光装置および照明装置 |
| TWI314366B (en) * | 2006-04-28 | 2009-09-01 | Delta Electronics Inc | Light emitting apparatus |
| JP2008091831A (ja) * | 2006-10-05 | 2008-04-17 | Toshiba Corp | Led用サブマウント基板およびそれを用いた発光装置並びにled用サブマウント基板の製造方法 |
| JP4780203B2 (ja) * | 2009-02-10 | 2011-09-28 | 日亜化学工業株式会社 | 半導体発光装置 |
-
2013
- 2013-02-19 JP JP2013030291A patent/JP6172966B2/ja active Active
Also Published As
| Publication number | Publication date |
|---|---|
| JP2014160731A (ja) | 2014-09-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5093840B2 (ja) | 発光素子実装用多層配線基板とその製造方法 | |
| JP5322801B2 (ja) | 半導体発光装置及びその製造方法 | |
| JP4926789B2 (ja) | 発光素子実装用多層配線基板とその製造方法 | |
| JP5864742B2 (ja) | 支持体装置、支持体装置を備えている電気的な装置、並びに、支持体装置及び電気的な装置の製造方法 | |
| JP6364383B2 (ja) | 配線基板、およびサーマルヘッド | |
| JP6172966B2 (ja) | 光学素子用基板及び光学素子パッケージの製造方法並びに光学素子用基板及び光学素子パッケージ | |
| JP6030244B2 (ja) | 発光装置用基板、発光装置、および発光装置用基板の製造方法 | |
| JP2008091459A (ja) | Led照明装置及びその製造方法 | |
| JP4831958B2 (ja) | 表面実装型led | |
| JP4501464B2 (ja) | 厚膜回路基板、その製造方法および集積回路装置 | |
| WO2012147299A1 (ja) | 静電気対策部品およびその製造方法 | |
| JP6413001B2 (ja) | 光学素子用基板及び光学素子パッケージ | |
| JP6230795B2 (ja) | 光学素子用基板及び光学素子パッケージの製造方法 | |
| KR101098549B1 (ko) | Led 기판 제조 방법 | |
| JP2007250564A (ja) | セラミック回路モジュールおよびその製造方法 | |
| KR101533068B1 (ko) | 인쇄 회로 기판 및 이를 구비하는 전자 소자 조립체 | |
| JP5981389B2 (ja) | 配線基板 | |
| TWI422078B (zh) | 熱輻射結構以及製造其之方法 | |
| CN103985804A (zh) | Led芯片及其制造方法 | |
| JP2007048784A (ja) | チップ抵抗器とその製造方法 | |
| KR102311212B1 (ko) | 고방열 led 장치, 이의 제조방법 및 이를 포함하는 조명장치 | |
| KR101211719B1 (ko) | 필름 타입의 광소자 패키지 및 그 제조 방법 | |
| JP2012253048A (ja) | 電子デバイス | |
| KR101089840B1 (ko) | 회로 기판 모듈 및 그의 제조 방법 | |
| JP2008159671A (ja) | プリント配線基板および電子装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160219 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20160219 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20161116 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20161122 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170120 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20170613 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20170704 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6172966 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |