JP6092483B2 - セキュリティが強化されたマスクプログラムド読取り専用メモリ - Google Patents

セキュリティが強化されたマスクプログラムド読取り専用メモリ Download PDF

Info

Publication number
JP6092483B2
JP6092483B2 JP2016531772A JP2016531772A JP6092483B2 JP 6092483 B2 JP6092483 B2 JP 6092483B2 JP 2016531772 A JP2016531772 A JP 2016531772A JP 2016531772 A JP2016531772 A JP 2016531772A JP 6092483 B2 JP6092483 B2 JP 6092483B2
Authority
JP
Japan
Prior art keywords
transistor
bit line
transistors
coupled
pair
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2016531772A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016528660A (ja
JP2016528660A5 (enExample
Inventor
ユン、セイ・スン
ジュン、チュルミン
タージオグル、イージン
ミレンドルフ、スティーブン・マーク
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2016528660A publication Critical patent/JP2016528660A/ja
Publication of JP2016528660A5 publication Critical patent/JP2016528660A5/ja
Application granted granted Critical
Publication of JP6092483B2 publication Critical patent/JP6092483B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C17/00Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/08Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
    • G11C17/10Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM
    • G11C17/12Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements in which contents are determined during manufacturing by a predetermined arrangement of coupling elements, e.g. mask-programmable ROM using field-effect devices
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/24Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells

Landscapes

  • Read Only Memory (AREA)
JP2016531772A 2013-07-29 2014-07-24 セキュリティが強化されたマスクプログラムド読取り専用メモリ Expired - Fee Related JP6092483B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/953,511 2013-07-29
US13/953,511 US9484110B2 (en) 2013-07-29 2013-07-29 Mask-programmed read only memory with enhanced security
PCT/US2014/048061 WO2015017253A2 (en) 2013-07-29 2014-07-24 Mask-programmed read only memory with enhanced security

Publications (3)

Publication Number Publication Date
JP2016528660A JP2016528660A (ja) 2016-09-15
JP2016528660A5 JP2016528660A5 (enExample) 2017-01-19
JP6092483B2 true JP6092483B2 (ja) 2017-03-08

Family

ID=51300887

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016531772A Expired - Fee Related JP6092483B2 (ja) 2013-07-29 2014-07-24 セキュリティが強化されたマスクプログラムド読取り専用メモリ

Country Status (6)

Country Link
US (1) US9484110B2 (enExample)
EP (1) EP3028278B1 (enExample)
JP (1) JP6092483B2 (enExample)
KR (1) KR101720592B1 (enExample)
CN (1) CN105453181B (enExample)
WO (1) WO2015017253A2 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9324430B2 (en) * 2014-04-30 2016-04-26 Globalfoundries Inc. Method for defining a default state of a charge trap based memory cell
US9378836B1 (en) * 2014-12-18 2016-06-28 International Business Machines Corporation Sensing circuit for a non-volatile memory cell having two complementary memory transistors
US9966131B2 (en) * 2015-08-21 2018-05-08 Synopsys, Inc. Using sense amplifier as a write booster in memory operating with a large dual rail voltage supply differential
KR102496506B1 (ko) 2016-10-14 2023-02-06 삼성전자주식회사 복수의 퓨즈 비트들을 독출하는 오티피 메모리 장치
US10586598B2 (en) * 2017-09-14 2020-03-10 Silicon Storage Technology, Inc. System and method for implementing inference engine by optimizing programming operation
US10490235B2 (en) * 2018-01-29 2019-11-26 Taiwan Semiconductor Manufacturing Co., Ltd. Differential read-only memory (ROM) device
US10636470B2 (en) * 2018-09-04 2020-04-28 Micron Technology, Inc. Source follower-based sensing scheme
CN110113016A (zh) * 2019-04-24 2019-08-09 华南理工大学 一种基于薄膜晶体管的自举结构放大器及芯片
US11437091B2 (en) * 2020-08-31 2022-09-06 Qualcomm Incorporated SRAM with robust charge-transfer sense amplification

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS584969A (ja) 1981-06-30 1983-01-12 Fujitsu Ltd 半導体装置
US4599704A (en) * 1984-01-03 1986-07-08 Raytheon Company Read only memory circuit
JP2595266B2 (ja) * 1987-10-14 1997-04-02 株式会社日立製作所 Rom回路
US4888735A (en) * 1987-12-30 1989-12-19 Elite Semiconductor & Systems Int'l., Inc. ROM cell and array configuration
DE69333881T2 (de) 1992-07-31 2006-07-13 Hughes Electronics Corp., El Segundo Sicherheitssystem für eine integrierte Schaltung und Verfahren mit implantierten Verbindungen
US5309389A (en) 1993-08-27 1994-05-03 Honeywell Inc. Read-only memory with complementary data lines
JPH07105694A (ja) * 1993-10-07 1995-04-21 Matsushita Electron Corp マスクrom素子およびそれを用いたマスクrom
US5420818A (en) * 1994-01-03 1995-05-30 Texas Instruments Incorporated Static read only memory (ROM)
US5412335A (en) * 1994-01-14 1995-05-02 Motorola, Inc. Area-efficient current-input filter, virtual ground circuit used in same, and method therefor
US5959467A (en) 1996-09-30 1999-09-28 Advanced Micro Devices, Inc. High speed dynamic differential logic circuit employing capacitance matching devices
US6016277A (en) * 1997-06-27 2000-01-18 Cypress Semiconductor Corporation Reference voltage generator for reading a ROM cell in an integrated RAM/ROM memory device
US5973974A (en) * 1997-09-09 1999-10-26 Micro Technology, Inc. Regressive drive sense amplifier
US6324103B2 (en) 1998-11-11 2001-11-27 Hitachi, Ltd. Semiconductor integrated circuit device, memory module, storage device and the method for repairing semiconductor integrated circuit device
JP3206591B2 (ja) * 1999-02-08 2001-09-10 日本電気株式会社 多値マスクromおよび多値マスクromの読み出し方法
US6473334B1 (en) * 2001-10-31 2002-10-29 Compaq Information Technologies Group, L.P. Multi-ported SRAM cell with shared bit and word lines and separate read and write ports
US20050117429A1 (en) 2003-04-28 2005-06-02 Chin-Hsi Lin Nonvolatile memory structure with high speed high bandwidth and low voltage
US7589990B2 (en) * 2004-12-03 2009-09-15 Taiwan Imagingtek Corporation Semiconductor ROM device and manufacturing method thereof
US20080008019A1 (en) * 2006-07-06 2008-01-10 Texas Instruments Incorporated High Speed Read-Only Memory
US7626878B1 (en) 2007-08-14 2009-12-01 Nvidia Corporation Active bit line charge keeper
CN101197375A (zh) * 2007-12-28 2008-06-11 上海宏力半导体制造有限公司 一种掩膜只读存储器及其制造方法
JP2010211894A (ja) 2009-03-12 2010-09-24 Renesas Electronics Corp 差動センスアンプ
US7929328B2 (en) * 2009-06-12 2011-04-19 Vanguard International Semiconductor Corporation Memory and storage device utilizing the same
US8509018B2 (en) * 2010-08-12 2013-08-13 Taiwan Semiconductor Manufacturing Company, Ltd. Sense amplifier with adjustable back bias
US8605480B2 (en) * 2010-12-28 2013-12-10 Stmicroelectronics International N.V. Read only memory device with complemenary bit line pair
US8339884B2 (en) * 2011-01-14 2012-12-25 Taiwan Semiconductor Manufacturing Company, Inc. Low power and high speed sense amplifier
US8570784B2 (en) 2011-07-28 2013-10-29 Taiwan Semiconductor Manufacturing Co., Ltd. Differential ROM
JP5867091B2 (ja) * 2012-01-10 2016-02-24 株式会社ソシオネクスト 半導体記憶装置及びその書き込み方法
US8897054B2 (en) * 2013-02-18 2014-11-25 Intel Mobile Communications GmbH ROM device with keepers

Also Published As

Publication number Publication date
US20150029778A1 (en) 2015-01-29
KR101720592B1 (ko) 2017-03-29
US9484110B2 (en) 2016-11-01
JP2016528660A (ja) 2016-09-15
EP3028278A2 (en) 2016-06-08
CN105453181B (zh) 2018-12-04
EP3028278B1 (en) 2019-10-30
WO2015017253A3 (en) 2015-08-13
WO2015017253A2 (en) 2015-02-05
CN105453181A (zh) 2016-03-30
KR20160039220A (ko) 2016-04-08

Similar Documents

Publication Publication Date Title
JP6092483B2 (ja) セキュリティが強化されたマスクプログラムド読取り専用メモリ
JP4156248B2 (ja) 不揮発性半導体記憶装置
JP5499365B2 (ja) メモリセルアレイを用いたidチップおよびその生成方法
EP3690884B1 (en) Sram based physically unclonable function and method for generating a puf response
CN101667452A (zh) 半导体器件
TW201447898A (zh) 記憶體裝置以及在此種記憶體裝置中控制漏電流的方法
US7170805B2 (en) Memory devices having bit line precharge circuits with off current precharge control and associated bit line precharge methods
CN111611627B (zh) 具有晶体管的物理不可克隆功能的器件及制造方法
CN110574109A (zh) 感测放大器信号增强
US7920434B2 (en) Memory sensing method and apparatus
JP5166175B2 (ja) SRAM(StaticRandomAccessMemory)、及びSRAMのテスト方法
US20110199847A1 (en) Sense amplifier with low sensing margin and high device variation tolerance
TWI774284B (zh) 記憶體裝置以及操作其的方法及設備
CN106504792B (zh) 存储器电路及其操作方法
TWI819056B (zh) 應用於記憶體之切換源極線
JP5784558B2 (ja) 半導体記憶装置
US8085610B2 (en) SRAM and testing method of SRAM
Yang et al. Low-voltage embedded NAND-ROM macros using data-aware sensing reference scheme for VDDmin, speed and power improvement
US10153036B2 (en) Method for autocorrective writing to a multiport static random access memory device, and corresponding device
JP4413944B2 (ja) 半導体記憶装置
JP5212375B2 (ja) 半導体記憶装置及びデータ判別方法
JP3892790B2 (ja) 半導体不揮発性メモリ
TWI606457B (zh) 判斷記憶體單元數量方法以及將資料寫入記憶體單元之儲存節點之方法
JP2008071483A (ja) 不揮発性半導体記憶装置
JP2005222606A (ja) 半導体記憶装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160329

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160330

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20161122

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20161122

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20161122

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20161215

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170110

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170208

R150 Certificate of patent or registration of utility model

Ref document number: 6092483

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees