JP5676826B2 - 磁気センサの製造方法 - Google Patents

磁気センサの製造方法 Download PDF

Info

Publication number
JP5676826B2
JP5676826B2 JP2014529369A JP2014529369A JP5676826B2 JP 5676826 B2 JP5676826 B2 JP 5676826B2 JP 2014529369 A JP2014529369 A JP 2014529369A JP 2014529369 A JP2014529369 A JP 2014529369A JP 5676826 B2 JP5676826 B2 JP 5676826B2
Authority
JP
Japan
Prior art keywords
magnetic sensor
pellet
adhesive layer
insulating
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2014529369A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2014091714A1 (ja
Inventor
敏昭 福中
敏昭 福中
長谷川 秀則
秀則 長谷川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Asahi Kasei EMD Corp
Original Assignee
Asahi Kasei EMD Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Asahi Kasei EMD Corp filed Critical Asahi Kasei EMD Corp
Priority to JP2014529369A priority Critical patent/JP5676826B2/ja
Application granted granted Critical
Publication of JP5676826B2 publication Critical patent/JP5676826B2/ja
Publication of JPWO2014091714A1 publication Critical patent/JPWO2014091714A1/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N52/00Hall-effect devices
    • H10N52/80Constructional details
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R33/00Arrangements or instruments for measuring magnetic variables
    • G01R33/02Measuring direction or magnitude of magnetic fields or magnetic flux
    • G01R33/06Measuring direction or magnitude of magnetic fields or magnetic flux using galvano-magnetic devices
    • G01R33/07Hall effect devices
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R33/00Arrangements or instruments for measuring magnetic variables
    • G01R33/0005Geometrical arrangement of magnetic sensor elements; Apparatus combining different magnetic sensor types
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R33/00Arrangements or instruments for measuring magnetic variables
    • G01R33/0052Manufacturing aspects; Manufacturing of single devices, i.e. of semiconductor magnetic sensor chips
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561Batch processing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568Temporary substrate used as encapsulation process aid
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582Metallic layers on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N52/00Hall-effect devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N52/00Hall-effect devices
    • H10N52/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N52/00Hall-effect devices
    • H10N52/101Semiconductor Hall-effect devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12032Schottky diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • H01L2924/1816Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18165Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Hall/Mr Elements (AREA)
  • Measuring Magnetic Variables (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Dicing (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP2014529369A 2012-12-14 2013-12-03 磁気センサの製造方法 Active JP5676826B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2014529369A JP5676826B2 (ja) 2012-12-14 2013-12-03 磁気センサの製造方法

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2012273481 2012-12-14
JP2012273481 2012-12-14
PCT/JP2013/007097 WO2014091714A1 (ja) 2012-12-14 2013-12-03 磁気センサ及び磁気センサ装置、磁気センサの製造方法
JP2014529369A JP5676826B2 (ja) 2012-12-14 2013-12-03 磁気センサの製造方法

Publications (2)

Publication Number Publication Date
JP5676826B2 true JP5676826B2 (ja) 2015-02-25
JPWO2014091714A1 JPWO2014091714A1 (ja) 2017-01-05

Family

ID=50934022

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014529369A Active JP5676826B2 (ja) 2012-12-14 2013-12-03 磁気センサの製造方法

Country Status (5)

Country Link
JP (1) JP5676826B2 (ko)
KR (2) KR20160052798A (ko)
CN (2) CN106784300A (ko)
TW (1) TWI543417B (ko)
WO (1) WO2014091714A1 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10535812B2 (en) 2017-09-04 2020-01-14 Rohm Co., Ltd. Semiconductor device

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6110886B2 (ja) * 2014-06-17 2017-04-05 旭化成エレクトロニクス株式会社 ホールセンサ
WO2016047130A1 (ja) * 2014-09-22 2016-03-31 旭化成エレクトロニクス株式会社 ホールセンサ及びレンズモジュール
JP6085726B2 (ja) * 2014-10-03 2017-02-22 旭化成エレクトロニクス株式会社 ホールセンサの製造方法及びホールセンサ並びにレンズモジュール
JP6433769B2 (ja) * 2014-11-27 2018-12-05 旭化成エレクトロニクス株式会社 ホールセンサ及びホールセンサの製造方法
JP6553416B2 (ja) * 2015-06-05 2019-07-31 旭化成エレクトロニクス株式会社 ホールセンサ
JP6693735B2 (ja) * 2015-12-11 2020-05-13 旭化成エレクトロニクス株式会社 ホールセンサ及びその製造方法
JP2018066722A (ja) * 2016-10-14 2018-04-26 旭化成エレクトロニクス株式会社 半導体装置
JP2018074067A (ja) * 2016-11-01 2018-05-10 旭化成エレクトロニクス株式会社 半導体装置
CN107966669B (zh) * 2017-12-19 2019-11-08 大连理工大学 适用于高温工作环境的半导体三维霍尔传感器及其制作方法
CN108171299A (zh) * 2017-12-19 2018-06-15 中电智能卡有限责任公司 一种智能卡的加工工艺
JP7360906B2 (ja) * 2019-11-15 2023-10-13 ローム株式会社 半導体装置の製造方法及び半導体装置
JP2023036447A (ja) * 2021-09-02 2023-03-14 新電元工業株式会社 リードフレーム一体型基板、半導体装置、リードフレーム一体型基板の製造方法、及び半導体装置の製造方法
JP7138261B1 (ja) 2022-06-30 2022-09-15 旭化成エレクトロニクス株式会社 半導体パッケージ、及び駆動装置

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01124273A (ja) * 1987-11-10 1989-05-17 Asahi Chem Ind Co Ltd 磁電変換素子の実装構造
JP2003243646A (ja) * 2002-02-13 2003-08-29 Asahi Kasei Electronics Co Ltd 複合半導体素子及びその製造方法
JP2005123383A (ja) * 2003-10-16 2005-05-12 Asahi Kasei Electronics Co Ltd 磁電変換素子
JP2005294443A (ja) * 2004-03-31 2005-10-20 Sony Corp 半導体装置及びその製造方法
JP2009049253A (ja) * 2007-08-22 2009-03-05 Sumitomo Bakelite Co Ltd 接着フィルム
WO2010090075A1 (ja) * 2009-02-05 2010-08-12 アルプス電気株式会社 磁気検出装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6477152A (en) * 1987-09-18 1989-03-23 Hitachi Ltd Lead frame
KR20030019082A (ko) * 2001-08-27 2003-03-06 산요 덴키 가부시키가이샤 회로 장치의 제조 방법
US6703075B1 (en) * 2002-12-24 2004-03-09 Chipmos Technologies (Bermuda) Ltd. Wafer treating method for making adhesive dies
JPWO2007057954A1 (ja) * 2005-11-17 2009-04-30 富士通マイクロエレクトロニクス株式会社 半導体装置及びその製造方法
JP2008103700A (ja) * 2006-09-19 2008-05-01 Hitachi Chem Co Ltd 多層ダイボンドシート、半導体用接着フィルム付き半導体装置、半導体装置および半導体装置の製造方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01124273A (ja) * 1987-11-10 1989-05-17 Asahi Chem Ind Co Ltd 磁電変換素子の実装構造
JP2003243646A (ja) * 2002-02-13 2003-08-29 Asahi Kasei Electronics Co Ltd 複合半導体素子及びその製造方法
JP2005123383A (ja) * 2003-10-16 2005-05-12 Asahi Kasei Electronics Co Ltd 磁電変換素子
JP2005294443A (ja) * 2004-03-31 2005-10-20 Sony Corp 半導体装置及びその製造方法
JP2009049253A (ja) * 2007-08-22 2009-03-05 Sumitomo Bakelite Co Ltd 接着フィルム
WO2010090075A1 (ja) * 2009-02-05 2010-08-12 アルプス電気株式会社 磁気検出装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10535812B2 (en) 2017-09-04 2020-01-14 Rohm Co., Ltd. Semiconductor device
US10944046B2 (en) 2017-09-04 2021-03-09 Rohm Co., Ltd. Semiconductor device

Also Published As

Publication number Publication date
CN106784300A (zh) 2017-05-31
KR20140113964A (ko) 2014-09-25
TWI543417B (zh) 2016-07-21
TW201436313A (zh) 2014-09-16
CN104170109A (zh) 2014-11-26
WO2014091714A1 (ja) 2014-06-19
CN106848055A (zh) 2017-06-13
KR20160052798A (ko) 2016-05-12
JPWO2014091714A1 (ja) 2017-01-05

Similar Documents

Publication Publication Date Title
JP5676826B2 (ja) 磁気センサの製造方法
JP6480622B2 (ja) ホールセンサ
JP6105898B2 (ja) 磁気センサ及びその製造方法
US11742310B2 (en) Method of manufacturing semiconductor device
JP2015090350A (ja) 磁気センサ及び磁気センサ装置、磁気センサの製造方法
KR101868760B1 (ko) 홀 센서의 제조 방법 및 홀 센서와 렌즈 모듈
JP6353287B2 (ja) ホールセンサ
JP6553416B2 (ja) ホールセンサ
JP5546972B2 (ja) 電子デバイス並びに下面電極型固体電解コンデンサおよびその製造方法
JP2012099693A (ja) 半導体装置の製造方法
JP2012138394A (ja) 半導体装置の製造方法
CN104170109B (zh) 磁传感器和磁传感器装置
JP2011103337A (ja) 半導体装置及びその製造方法
JP2009302427A (ja) 半導体装置および半導体装置の製造方法
JP2011044585A (ja) 半導体装置及びその製造方法、並びに電子機器
TW200824052A (en) A submember for electrical device
TW201201326A (en) Semiconductor package with adhesive material pre-printed on the lead frame and chip, and its manufacturing method
JP2006202977A (ja) 基板及び基板の製造方法、並びに半導体パッケージ及び半導体パッケージの製造方法

Legal Events

Date Code Title Description
TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20141209

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20141225

R150 Certificate of patent or registration of utility model

Ref document number: 5676826

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350