JP5341087B2 - 半導体デバイスの応力緩和 - Google Patents

半導体デバイスの応力緩和 Download PDF

Info

Publication number
JP5341087B2
JP5341087B2 JP2010520024A JP2010520024A JP5341087B2 JP 5341087 B2 JP5341087 B2 JP 5341087B2 JP 2010520024 A JP2010520024 A JP 2010520024A JP 2010520024 A JP2010520024 A JP 2010520024A JP 5341087 B2 JP5341087 B2 JP 5341087B2
Authority
JP
Japan
Prior art keywords
crack prevention
corner
crack
chip
distance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2010520024A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010536174A5 (enExample
JP2010536174A (ja
Inventor
ディン ボ、ナット
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2010536174A publication Critical patent/JP2010536174A/ja
Publication of JP2010536174A5 publication Critical patent/JP2010536174A5/ja
Application granted granted Critical
Publication of JP5341087B2 publication Critical patent/JP5341087B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/562Protection against mechanical damage
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/585Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Dicing (AREA)
JP2010520024A 2007-08-08 2008-06-24 半導体デバイスの応力緩和 Expired - Fee Related JP5341087B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/835,680 US7960814B2 (en) 2007-08-08 2007-08-08 Stress relief of a semiconductor device
US11/835,680 2007-08-08
PCT/US2008/068023 WO2009020713A1 (en) 2007-08-08 2008-06-24 Stress relief of a semiconductor device

Publications (3)

Publication Number Publication Date
JP2010536174A JP2010536174A (ja) 2010-11-25
JP2010536174A5 JP2010536174A5 (enExample) 2011-08-11
JP5341087B2 true JP5341087B2 (ja) 2013-11-13

Family

ID=40341625

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010520024A Expired - Fee Related JP5341087B2 (ja) 2007-08-08 2008-06-24 半導体デバイスの応力緩和

Country Status (6)

Country Link
US (1) US7960814B2 (enExample)
JP (1) JP5341087B2 (enExample)
KR (1) KR101462063B1 (enExample)
CN (1) CN101779286B (enExample)
TW (1) TWI433222B (enExample)
WO (1) WO2009020713A1 (enExample)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8013425B2 (en) 2008-05-13 2011-09-06 United Microelectronics Corp. Scribe line structure for wafer dicing and method of making the same
US8912076B2 (en) * 2008-11-05 2014-12-16 Texas Instruments Incorporated Crack deflector structure for improving semiconductor device robustness against saw-induced damage
US8125053B2 (en) * 2009-02-04 2012-02-28 Texas Instruments Incorporated Embedded scribe lane crack arrest structure for improved IC package reliability of plastic flip chip devices
US8124448B2 (en) 2009-09-18 2012-02-28 Advanced Micro Devices, Inc. Semiconductor chip with crack deflection structure
DE102010029528A1 (de) * 2010-05-31 2011-12-01 GLOBALFOUNDRIES Dresden Module One Ltd. Liability Company & Co. KG Halbleiterbauelement mit einer Chipumrandung mit gradueller Strukturdichte
US8692392B2 (en) * 2010-10-05 2014-04-08 Infineon Technologies Ag Crack stop barrier and method of manufacturing thereof
US20120286397A1 (en) * 2011-05-13 2012-11-15 Globalfoundries Inc. Die Seal for Integrated Circuit Device
US8940618B2 (en) * 2012-03-13 2015-01-27 Taiwan Semiconductor Manufacturing Company, Ltd. Method and device for cutting semiconductor wafers
KR101984736B1 (ko) * 2012-10-09 2019-06-03 삼성디스플레이 주식회사 플렉서블 디스플레이 장치용 어레이 기판
US8896102B2 (en) * 2013-01-22 2014-11-25 Freescale Semiconductor, Inc. Die edge sealing structures and related fabrication methods
US20140342471A1 (en) * 2013-05-20 2014-11-20 Varian Semiconductor Equipment Associates, Inc. Variable Doping Of Solar Cells
TWI467757B (zh) * 2013-08-02 2015-01-01 Chipbond Technology Corp 半導體結構
CN106464162B (zh) 2014-06-20 2019-02-19 通用电气公司 用于对多逆变器功率变换器的控制的装置及方法
US20160268166A1 (en) * 2015-03-12 2016-09-15 Kabushiki Kaisha Toshiba Semiconductor memory device and method of manufacturing the same
KR102611982B1 (ko) 2016-05-25 2023-12-08 삼성전자주식회사 반도체 장치
KR102633112B1 (ko) 2016-08-05 2024-02-06 삼성전자주식회사 반도체 소자
CN109950208A (zh) * 2017-12-21 2019-06-28 成都海存艾匹科技有限公司 适合划片且能避免裂痕的半导体晶粒
KR102599050B1 (ko) * 2018-08-20 2023-11-06 삼성전자주식회사 반도체 칩의 제조 방법
JP7443097B2 (ja) 2020-03-09 2024-03-05 キオクシア株式会社 半導体ウェハおよび半導体チップ
US11652069B2 (en) * 2020-12-08 2023-05-16 Globalfoundries Singapore Pte. Ltd. Crackstop structures
US20230290684A1 (en) * 2022-03-09 2023-09-14 Micron Technology, Inc. Structures and methods for dicing semiconductor devices
DE102022128335A1 (de) 2022-10-26 2024-05-02 Infineon Technologies Ag Chip mit Rissleitstruktur kombiniert mit Rissstoppstruktur
CN115376905B (zh) * 2022-10-27 2023-01-31 山东中清智能科技股份有限公司 一种半导体晶片的切割工艺
CN116314041A (zh) * 2023-05-24 2023-06-23 深圳和美精艺半导体科技股份有限公司 承载基板、应用其的封装结构及封装元件

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4922326A (en) 1988-07-18 1990-05-01 Motorola, Inc. Ceramic semiconductor package having crack arrestor patterns
US4976814A (en) 1988-07-18 1990-12-11 Motorola, Inc. Method of making a ceramic semiconductor package having crack arrestor patterns
AU7589196A (en) * 1996-11-21 1998-06-10 Hitachi Limited Semiconductor device and process for manufacturing the same
US5858882A (en) 1997-03-24 1999-01-12 Vanguard International Semiconductor Corporation In-situ low wafer temperature oxidized gas plasma surface treatment process
US6709954B1 (en) 2002-06-21 2004-03-23 Advanced Micro Devices, Inc. Scribe seal structure and method of manufacture
US6972209B2 (en) 2002-11-27 2005-12-06 International Business Machines Corporation Stacked via-stud with improved reliability in copper metallurgy
US7098676B2 (en) 2003-01-08 2006-08-29 International Business Machines Corporation Multi-functional structure for enhanced chip manufacturibility and reliability for low k dielectrics semiconductors and a crackstop integrity screen and monitor
US7126225B2 (en) 2003-04-15 2006-10-24 Taiwan Semiconductor Manufacturing Company, Ltd. Apparatus and method for manufacturing a semiconductor wafer with reduced delamination and peeling
US20050026397A1 (en) 2003-07-28 2005-02-03 International Business Machines Corporation Crack stop for low k dielectrics
US7180187B2 (en) 2004-06-22 2007-02-20 International Business Machines Corporation Interlayer connector for preventing delamination of semiconductor device
US7129566B2 (en) * 2004-06-30 2006-10-31 Freescale Semiconductor, Inc. Scribe street structure for backend interconnect semiconductor wafer integration
US7223673B2 (en) 2004-07-15 2007-05-29 Taiwan Semiconductor Manufacturing Company, Ltd. Method of manufacturing semiconductor device with crack prevention ring
JP4636839B2 (ja) * 2004-09-24 2011-02-23 パナソニック株式会社 電子デバイス
US7211500B2 (en) * 2004-09-27 2007-05-01 United Microelectronics Corp. Pre-process before cutting a wafer and method of cutting a wafer
JP2008066716A (ja) * 2006-08-10 2008-03-21 Matsushita Electric Ind Co Ltd 半導体装置
JP5175066B2 (ja) * 2006-09-15 2013-04-03 ルネサスエレクトロニクス株式会社 半導体装置

Also Published As

Publication number Publication date
CN101779286A (zh) 2010-07-14
KR20100050489A (ko) 2010-05-13
WO2009020713A1 (en) 2009-02-12
CN101779286B (zh) 2012-01-11
TWI433222B (zh) 2014-04-01
JP2010536174A (ja) 2010-11-25
US20090039470A1 (en) 2009-02-12
TW200913041A (en) 2009-03-16
KR101462063B1 (ko) 2014-11-17
US7960814B2 (en) 2011-06-14

Similar Documents

Publication Publication Date Title
JP5341087B2 (ja) 半導体デバイスの応力緩和
JP6061726B2 (ja) 半導体装置および半導体ウェハ
KR100276854B1 (ko) 반도체 장치 및 그 형성 방법
US7265436B2 (en) Non-repeated and non-uniform width seal ring structure
TWI262537B (en) Semiconductor device with crack prevention ring and method of manufacture thereof
US20080179710A1 (en) Semiconductor wafer with improved crack protection
JP6234725B2 (ja) 半導体ウェハー、半導体icチップ及びその製造方法
KR20010014950A (ko) 반도체 장치에서의 스크라이브 스트리트 밀봉 및 제작 방법
CN105336711A (zh) 采用低k值介电材料的管芯边缘密封
CN109427732B (zh) 半导体装置和在裸片环之间包含导电互连件的半导体小片
US8293581B2 (en) Semiconductor chip with protective scribe structure
CN101290912A (zh) 半导体装置及其制造方法
US20120286397A1 (en) Die Seal for Integrated Circuit Device
JP2005260059A (ja) 半導体装置、半導体ウェハおよび半導体装置の製造方法
TW202234490A (zh) 半導體元件以及其製造方法
CN100517688C (zh) 对划片区中切片诱导裂纹和脱层具有抵抗力的对准标记
CN105789063A (zh) 一种半导体器件及其制作方法
US12009319B2 (en) Integrated circuit with metal stop ring outside the scribe seal
US20090166810A1 (en) Semiconductor Device Crack-Deflecting Structure and Method
KR20110083278A (ko) 반도체 칩 패키지 제조방법
JP7131155B2 (ja) 半導体装置
CN111180329B (zh) 钝化结构以及制造包括钝化结构的半导体器件的方法
CN112885783A (zh) 芯片保护环与集成电路器件
US10971419B2 (en) Method and apparatus for reducing noise on integrated circuit using broken die seal
JP2014220375A (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110624

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110624

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20120227

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130410

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130416

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130614

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130709

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130807

R150 Certificate of patent or registration of utility model

Ref document number: 5341087

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees