JP5249132B2 - 配線基板 - Google Patents

配線基板 Download PDF

Info

Publication number
JP5249132B2
JP5249132B2 JP2009134005A JP2009134005A JP5249132B2 JP 5249132 B2 JP5249132 B2 JP 5249132B2 JP 2009134005 A JP2009134005 A JP 2009134005A JP 2009134005 A JP2009134005 A JP 2009134005A JP 5249132 B2 JP5249132 B2 JP 5249132B2
Authority
JP
Japan
Prior art keywords
core substrate
pad
wiring
linear conductors
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2009134005A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010283056A (ja
JP2010283056A5 (https=
Inventor
道夫 堀内
安衛 徳武
勇一 松田
昌夫 中沢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP2009134005A priority Critical patent/JP5249132B2/ja
Priority to US12/792,334 priority patent/US8362369B2/en
Publication of JP2010283056A publication Critical patent/JP2010283056A/ja
Publication of JP2010283056A5 publication Critical patent/JP2010283056A5/ja
Application granted granted Critical
Publication of JP5249132B2 publication Critical patent/JP5249132B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63—Vias, e.g. via plugs
    • H10W70/635—Through-vias
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0286—Programmable, customizable or modifiable circuits
    • H05K1/0287—Programmable, customizable or modifiable circuits having an universal lay-out, e.g. pad or land grid patterns or mesh patterns
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
    • H05K3/4605—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated made from inorganic insulating material
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09609—Via grid, i.e. two-dimensional array of vias or holes in a single plane
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09945—Universal aspects, e.g. universal inner layers or via grid, or anisotropic interposer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/15—Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
JP2009134005A 2009-06-03 2009-06-03 配線基板 Expired - Fee Related JP5249132B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2009134005A JP5249132B2 (ja) 2009-06-03 2009-06-03 配線基板
US12/792,334 US8362369B2 (en) 2009-06-03 2010-06-02 Wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009134005A JP5249132B2 (ja) 2009-06-03 2009-06-03 配線基板

Publications (3)

Publication Number Publication Date
JP2010283056A JP2010283056A (ja) 2010-12-16
JP2010283056A5 JP2010283056A5 (https=) 2012-05-24
JP5249132B2 true JP5249132B2 (ja) 2013-07-31

Family

ID=43299941

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009134005A Expired - Fee Related JP5249132B2 (ja) 2009-06-03 2009-06-03 配線基板

Country Status (2)

Country Link
US (1) US8362369B2 (https=)
JP (1) JP5249132B2 (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5460155B2 (ja) * 2009-07-14 2014-04-02 新光電気工業株式会社 キャパシタ及び配線基板
JP5436963B2 (ja) * 2009-07-21 2014-03-05 新光電気工業株式会社 配線基板及び半導体装置
TWI446497B (zh) * 2010-08-13 2014-07-21 欣興電子股份有限公司 嵌埋被動元件之封裝基板及其製法
JP5587804B2 (ja) * 2011-01-21 2014-09-10 日本特殊陶業株式会社 電子部品実装用配線基板の製造方法、電子部品実装用配線基板、及び電子部品付き配線基板の製造方法
JP2013004576A (ja) * 2011-06-13 2013-01-07 Shinko Electric Ind Co Ltd 半導体装置
JP5833398B2 (ja) * 2011-06-27 2015-12-16 新光電気工業株式会社 配線基板及びその製造方法、半導体装置
JP2014216552A (ja) * 2013-04-26 2014-11-17 富士通株式会社 積層構造体及びその製造方法
US20160055976A1 (en) * 2014-08-25 2016-02-25 Qualcomm Incorporated Package substrates including embedded capacitors
CN106795044A (zh) * 2014-10-03 2017-05-31 日本板硝子株式会社 带贯通电极玻璃基板的制造方法以及玻璃基板
DE112020006876T5 (de) * 2020-03-12 2022-12-29 Rohm Co., Ltd. Kondensator und verfahren zur herstellung eines kondensators
CN114582729A (zh) * 2022-01-20 2022-06-03 珠海越亚半导体股份有限公司 封装基板制作方法及封装基板

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4463084A (en) * 1982-02-09 1984-07-31 Alps Electric Co., Ltd. Method of fabricating a circuit board and circuit board provided thereby
JPS58141595A (ja) 1982-02-17 1983-08-22 アルプス電気株式会社 回路板の形成方法
JPS58137915A (ja) 1982-02-09 1983-08-16 アルプス電気株式会社 回路板の形成方法
JPH01124296A (ja) * 1987-11-09 1989-05-17 Hitachi Chem Co Ltd 配線板の製造法
JPH07207450A (ja) * 1994-01-13 1995-08-08 Nitto Denko Corp フッ素樹脂製部分メッキ多孔質シートの製法
JPH10308565A (ja) 1997-05-02 1998-11-17 Shinko Electric Ind Co Ltd 配線基板
JPH1168319A (ja) * 1997-08-11 1999-03-09 Shinko Electric Ind Co Ltd 多層回路基板及びその製造方法
US6495394B1 (en) * 1999-02-16 2002-12-17 Sumitomo Metal (Smi) Electronics Devices Inc. Chip package and method for manufacturing the same
JP2001102749A (ja) * 1999-09-17 2001-04-13 Internatl Business Mach Corp <Ibm> 回路基板
JP2001207288A (ja) * 2000-01-27 2001-07-31 Canon Inc 細孔内への電着方法及び構造体
JP2004273480A (ja) * 2003-03-05 2004-09-30 Sony Corp 配線基板およびその製造方法および半導体装置
TWI255466B (en) * 2004-10-08 2006-05-21 Ind Tech Res Inst Polymer-matrix conductive film and method for fabricating the same
US7462784B2 (en) * 2006-05-02 2008-12-09 Ibiden Co., Ltd. Heat resistant substrate incorporated circuit wiring board
JP5344667B2 (ja) * 2007-12-18 2013-11-20 太陽誘電株式会社 回路基板およびその製造方法並びに回路モジュール
JP5426261B2 (ja) * 2009-07-17 2014-02-26 新光電気工業株式会社 半導体装置

Also Published As

Publication number Publication date
JP2010283056A (ja) 2010-12-16
US20100307808A1 (en) 2010-12-09
US8362369B2 (en) 2013-01-29

Similar Documents

Publication Publication Date Title
JP5249132B2 (ja) 配線基板
US8324513B2 (en) Wiring substrate and semiconductor apparatus including the wiring substrate
JP5280309B2 (ja) 半導体装置及びその製造方法
JP4838068B2 (ja) 配線基板
JP4695192B2 (ja) インターポーザ
US6828224B2 (en) Method of fabricating substrate utilizing an electrophoretic deposition process
US7932471B2 (en) Capacitor for incorporation in wiring board, wiring board, method of manufacturing wiring board, and ceramic chip for embedment
US7704548B2 (en) Method for manufacturing wiring board
JP5089880B2 (ja) 配線基板内蔵用キャパシタ、キャパシタ内蔵配線基板及びその製造方法
US7889509B2 (en) Ceramic capacitor
US8304664B2 (en) Electronic component mounted structure
US8242612B2 (en) Wiring board having piercing linear conductors and semiconductor device using the same
JP5138395B2 (ja) 配線基板及びその製造方法
JP2013004576A (ja) 半導体装置
JP4954765B2 (ja) 配線基板の製造方法
TW201536130A (zh) 內建零件的配線基板及其製造方法
JP4964481B2 (ja) 配線基板
JP4759981B2 (ja) 電子部品内蔵モジュールの製造方法
JP4907273B2 (ja) 配線基板
JP5122846B2 (ja) コンデンサ内蔵配線基板
JP4668822B2 (ja) 配線基板の製造方法
JP4705867B2 (ja) 配線基板の製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120329

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120329

TRDD Decision of grant or rejection written
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130322

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130326

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130411

R150 Certificate of patent or registration of utility model

Ref document number: 5249132

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160419

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees