JP5193582B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP5193582B2 JP5193582B2 JP2007320444A JP2007320444A JP5193582B2 JP 5193582 B2 JP5193582 B2 JP 5193582B2 JP 2007320444 A JP2007320444 A JP 2007320444A JP 2007320444 A JP2007320444 A JP 2007320444A JP 5193582 B2 JP5193582 B2 JP 5193582B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- sacrificial film
- pattern
- area
- dummy
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 45
- 238000004519 manufacturing process Methods 0.000 title claims description 11
- 239000000758 substrate Substances 0.000 claims description 30
- 238000005530 etching Methods 0.000 claims description 19
- 239000004020 conductor Substances 0.000 claims description 7
- 239000011810 insulating material Substances 0.000 claims description 3
- 238000000034 method Methods 0.000 description 49
- 230000008569 process Effects 0.000 description 44
- 238000012545 processing Methods 0.000 description 28
- 239000000463 material Substances 0.000 description 21
- 239000010410 layer Substances 0.000 description 13
- 238000010586 diagram Methods 0.000 description 12
- 230000008859 change Effects 0.000 description 11
- 230000000694 effects Effects 0.000 description 11
- 230000006870 function Effects 0.000 description 8
- 238000009826 distribution Methods 0.000 description 7
- 239000000428 dust Substances 0.000 description 7
- 238000001459 lithography Methods 0.000 description 6
- 238000013461 design Methods 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000004364 calculation method Methods 0.000 description 3
- 239000011162 core material Substances 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 230000002950 deficient Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 230000004927 fusion Effects 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 230000007261 regionalization Effects 0.000 description 2
- 238000003786 synthesis reaction Methods 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 238000009966 trimming Methods 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/41—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region of a memory region comprising a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- General Engineering & Computer Science (AREA)
- Geometry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
- Drying Of Semiconductors (AREA)
- Non-Volatile Memory (AREA)
Description
図1は、本発明の一実施形態に係る半導体装置の基板の部分の平面図を模式的に示す。図1(A)に例示されるように、本発明の一実施形態に係る半導体装置は、その基板上に、機能エリア101とダミーエリア102と呼ばれる領域を有する。「機能エリア」とは、半導体装置の機能の発揮に必要な複数の素子(以下、「機能素子」という)と、機能素子を接続する配線(以下、「機能配線」という)が配置されている基板上の領域である。帰納的に定義するならば、まず、外部との信号の入出力を行う入出力端子は機能素子である。そして機能素子に接続される配線は機能配線である。そして、機能配線に接続される素子は機能素子となる。なお、機能素子がトランジスタなどのスイッチング素子であり常にOFF状態となる場合には、その機能素子を介して接続される配線は機能配線とはならないと、さらに定義してもよい。
本発明の一実施形態の半導体装置として、NANDフラッシュメモリを用いた不揮発性半導体記憶装置を用いる実施形態について説明する。
1002 第2の犠牲膜
1003 埋め込まれた導電性材料
Claims (5)
- 基板上に被加工絶縁性膜を形成し、
前記基板に設けられる素子を接続する第1の配線が配置される第1のエリアに前記第1の配線を形成するためにパターニングされた第1の犠牲膜を形成し、
ダミー配線が配置される第2のエリアに前記ダミー配線を形成するためにパターニングされた第2の犠牲膜を形成し、
前記第1の犠牲膜の側壁に形成される第3の犠牲膜と前記第2の犠牲膜の側壁に形成される第4の犠牲膜とを、分離した膜として形成し、
前記第3の犠牲膜と前記第4の犠牲膜とをマスクとして前記被加工絶縁性膜をエッチングして凹部を形成し、
導電性材料を前記凹部に埋め込む
ことを特徴とする半導体装置の製造方法。 - 前記ダミー配線は、前記素子と前記第1の配線を用いて形成される回路の動作に寄与しないことを特徴とする請求項1に記載の半導体装置の製造方法。
- 前記第2の犠牲膜の形状は複数の連結成分から成り、
前記第4の犠牲膜の形状はトーラス形状であることを特徴とする請求項1に記載の半導体装置の製造方法。 - 基板上に被加工導電性膜を形成し、
前記基板に設けられる素子を接続する第1の配線が配置される第1のエリアに前記第1の配線を形成するためにパターニングされた第1の犠牲膜を形成し、
ダミー配線が形成される第2のエリアに前記ダミー配線を形成するためにパターニングされた第2の犠牲膜を形成し、
前記第1の犠牲膜の側壁に第3の犠牲膜を形成するとともに前記第2の犠牲膜の側壁に形成される第4の犠牲膜を複数の連結成分から成るようにし、
前記第3の犠牲膜と前記第4の犠牲膜とをマスクとして前記被加工導電性膜をエッチングして凹部を形成し、
絶縁性材料を前記凹部に埋め込む
ことを特徴とする半導体装置の製造方法。 - 前記ダミー配線は、前記素子と前記第1の配線を用いて形成される回路の動作に寄与しないことを特徴とする請求項4に記載の半導体装置の製造方法。
Priority Applications (12)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007320444A JP5193582B2 (ja) | 2007-12-12 | 2007-12-12 | 半導体装置の製造方法 |
US12/332,788 US8298928B2 (en) | 2007-12-12 | 2008-12-11 | Manufacturing method of a semiconductor device and method for creating a layout thereof |
US13/665,803 US8865583B2 (en) | 2007-12-12 | 2012-10-31 | Manufacturing method of a semiconductor device and method for creating a layout thereof |
US14/492,940 US9209070B2 (en) | 2007-12-12 | 2014-09-22 | Manufacturing method of a semiconductor device and method for creating a layout thereof |
US14/829,250 US9583437B2 (en) | 2007-12-12 | 2015-08-18 | Manufacturing method of a semiconductor device and method for creating a layout thereof |
US15/408,562 US9806021B2 (en) | 2007-12-12 | 2017-01-18 | Manufacturing method of a semiconductor device and method for creating a layout thereof |
US15/719,135 US10163790B2 (en) | 2007-12-12 | 2017-09-28 | Manufacturing method of a semiconductor device and method for creating a layout thereof |
US16/193,584 US10490499B2 (en) | 2007-12-12 | 2018-11-16 | Manufacturing method of a semiconductor device and method for creating a layout thereof |
US16/601,066 US10854546B2 (en) | 2007-12-12 | 2019-10-14 | Manufacturing method of a semiconductor device and method for creating a layout thereof |
US17/079,952 US11417600B2 (en) | 2007-12-12 | 2020-10-26 | Manufacturing method of a semiconductor device and method for creating a layout thereof |
US17/860,345 US11990406B2 (en) | 2007-12-12 | 2022-07-08 | Manufacturing method of a semiconductor device and method for creating a layout thereof |
US18/633,866 US20240258234A1 (en) | 2007-12-12 | 2024-04-12 | Manufacturing method of a semiconductor device and method for creating a layout thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007320444A JP5193582B2 (ja) | 2007-12-12 | 2007-12-12 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2009146966A JP2009146966A (ja) | 2009-07-02 |
JP5193582B2 true JP5193582B2 (ja) | 2013-05-08 |
Family
ID=40753828
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007320444A Active JP5193582B2 (ja) | 2007-12-12 | 2007-12-12 | 半導体装置の製造方法 |
Country Status (2)
Country | Link |
---|---|
US (11) | US8298928B2 (ja) |
JP (1) | JP5193582B2 (ja) |
Families Citing this family (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7446352B2 (en) | 2006-03-09 | 2008-11-04 | Tela Innovations, Inc. | Dynamic array architecture |
US8448102B2 (en) | 2006-03-09 | 2013-05-21 | Tela Innovations, Inc. | Optimizing layout of irregular structures in regular layout context |
US8658542B2 (en) | 2006-03-09 | 2014-02-25 | Tela Innovations, Inc. | Coarse grid design methods and structures |
US8225261B2 (en) | 2006-03-09 | 2012-07-17 | Tela Innovations, Inc. | Methods for defining contact grid in dynamic array architecture |
US8245180B2 (en) | 2006-03-09 | 2012-08-14 | Tela Innovations, Inc. | Methods for defining and using co-optimized nanopatterns for integrated circuit design and apparatus implementing same |
US8541879B2 (en) | 2007-12-13 | 2013-09-24 | Tela Innovations, Inc. | Super-self-aligned contacts and method for making the same |
US8653857B2 (en) | 2006-03-09 | 2014-02-18 | Tela Innovations, Inc. | Circuitry and layouts for XOR and XNOR logic |
US8247846B2 (en) | 2006-03-09 | 2012-08-21 | Tela Innovations, Inc. | Oversized contacts and vias in semiconductor chip defined by linearly constrained topology |
US7908578B2 (en) | 2007-08-02 | 2011-03-15 | Tela Innovations, Inc. | Methods for designing semiconductor device with dynamic array section |
US9230910B2 (en) | 2006-03-09 | 2016-01-05 | Tela Innovations, Inc. | Oversized contacts and vias in layout defined by linearly constrained topology |
US9563733B2 (en) | 2009-05-06 | 2017-02-07 | Tela Innovations, Inc. | Cell circuit and layout with linear finfet structures |
US8839175B2 (en) | 2006-03-09 | 2014-09-16 | Tela Innovations, Inc. | Scalable meta-data objects |
US9009641B2 (en) | 2006-03-09 | 2015-04-14 | Tela Innovations, Inc. | Circuits with linear finfet structures |
US7763534B2 (en) | 2007-10-26 | 2010-07-27 | Tela Innovations, Inc. | Methods, structures and designs for self-aligning local interconnects used in integrated circuits |
US9035359B2 (en) | 2006-03-09 | 2015-05-19 | Tela Innovations, Inc. | Semiconductor chip including region including linear-shaped conductive structures forming gate electrodes and having electrical connection areas arranged relative to inner region between transistors of different types and associated methods |
US7956421B2 (en) | 2008-03-13 | 2011-06-07 | Tela Innovations, Inc. | Cross-coupled transistor layouts in restricted gate level layout architecture |
US8225239B2 (en) | 2006-03-09 | 2012-07-17 | Tela Innovations, Inc. | Methods for defining and utilizing sub-resolution features in linear topology |
US8286107B2 (en) | 2007-02-20 | 2012-10-09 | Tela Innovations, Inc. | Methods and systems for process compensation technique acceleration |
US8667443B2 (en) | 2007-03-05 | 2014-03-04 | Tela Innovations, Inc. | Integrated circuit cell library for multiple patterning |
JP5193582B2 (ja) | 2007-12-12 | 2013-05-08 | 株式会社東芝 | 半導体装置の製造方法 |
US7926001B2 (en) * | 2008-01-16 | 2011-04-12 | Cadence Design Systems, Inc. | Uniformity for semiconductor patterning operations |
US8453094B2 (en) | 2008-01-31 | 2013-05-28 | Tela Innovations, Inc. | Enforcement of semiconductor structure regularity for localized transistors and interconnect |
US7939443B2 (en) | 2008-03-27 | 2011-05-10 | Tela Innovations, Inc. | Methods for multi-wire routing and apparatus implementing same |
KR101749351B1 (ko) | 2008-07-16 | 2017-06-20 | 텔라 이노베이션스, 인코포레이티드 | 동적 어레이 아키텍쳐에서의 셀 페이징과 배치를 위한 방법 및 그 구현 |
US9122832B2 (en) * | 2008-08-01 | 2015-09-01 | Tela Innovations, Inc. | Methods for controlling microloading variation in semiconductor wafer layout and fabrication |
JP2010278189A (ja) * | 2009-05-28 | 2010-12-09 | Renesas Electronics Corp | 半導体集積回路の設計方法及び設計システム |
JP2012212697A (ja) | 2009-08-21 | 2012-11-01 | Panasonic Corp | 半導体装置 |
US8661392B2 (en) | 2009-10-13 | 2014-02-25 | Tela Innovations, Inc. | Methods for cell boundary encroachment and layouts implementing the Same |
JP2011216837A (ja) * | 2010-03-17 | 2011-10-27 | Toshiba Corp | 半導体記憶装置 |
JP2012028467A (ja) * | 2010-07-21 | 2012-02-09 | Toshiba Corp | 半導体記憶装置 |
US9159627B2 (en) * | 2010-11-12 | 2015-10-13 | Tela Innovations, Inc. | Methods for linewidth modification and apparatus implementing the same |
KR101866448B1 (ko) * | 2011-02-10 | 2018-06-11 | 삼성전자주식회사 | 포토마스크 형성 방법, 이를 수행하는 프로그래밍된 명령을 저장하는 컴퓨터에서 판독 가능한 저장 매체 및 마스크 이미징 시스템 |
FR2973156B1 (fr) * | 2011-03-24 | 2014-01-03 | St Microelectronics Crolles 2 | Procede de decomposition de lignes d'un circuit electronique |
JP5571030B2 (ja) | 2011-04-13 | 2014-08-13 | 株式会社東芝 | 集積回路装置及びその製造方法 |
KR20130005463A (ko) * | 2011-07-06 | 2013-01-16 | 삼성전자주식회사 | 미세 패턴 형성 방법, 다마센 배선 형성 방법, 이를 이용하여 제조된 반도체 소자 및 반도체 메모리 장치 |
US9977855B2 (en) | 2011-09-14 | 2018-05-22 | Toshiba Memory Corporation | Method of wiring layout, semiconductor device, program for supporting design of wiring layout, and method for manufacturing semiconductor device |
US9953126B2 (en) | 2011-09-14 | 2018-04-24 | Toshiba Memory Corporation | Method of wiring layout, semiconductor device, program for supporting design of wiring layout, and method for manufacturing semiconductor device |
US8993430B2 (en) * | 2011-09-30 | 2015-03-31 | Kabushiki Kaisha Toshiba | Manufacturing method of semiconductor device and semiconductor device |
TWI473205B (zh) * | 2011-11-24 | 2015-02-11 | Powerchip Technology Corp | 接觸窗開口的形成方法 |
JP5738786B2 (ja) * | 2012-02-22 | 2015-06-24 | 株式会社東芝 | 半導体装置および半導体装置の製造方法 |
KR102152772B1 (ko) | 2013-11-18 | 2020-09-08 | 삼성전자 주식회사 | 레이아웃 디자인 시스템, 레이아웃 디자인 방법, 및 이를 이용하여 제조된 반도체 장치 |
CN106463352B (zh) * | 2014-06-13 | 2020-06-19 | 英特尔公司 | 借助于电子束的层上单向金属 |
US9548310B2 (en) * | 2014-07-01 | 2017-01-17 | Kabushiki Kaisha Toshiba | Semiconductor device |
US9859297B2 (en) | 2015-03-10 | 2018-01-02 | Samsung Electronics Co., Ltd. | Semiconductor devices and methods of manufacturing the same |
CN105093807B (zh) * | 2015-09-16 | 2024-01-23 | 京东方科技集团股份有限公司 | 一种掩模板及其制备方法和曝光系统 |
KR102491694B1 (ko) | 2016-01-11 | 2023-01-26 | 삼성전자주식회사 | 반도체 소자의 제조 방법 |
US10483202B2 (en) | 2016-02-22 | 2019-11-19 | Toshiba Memory Corporation | Semiconductor device having a wiring line with an end portion having rounded side surfaces and manufacturing method thereof |
KR102436634B1 (ko) | 2016-06-27 | 2022-08-25 | 삼성전자주식회사 | 반도체 장치 및 그 제조 방법 |
AU2017355315B2 (en) | 2016-11-07 | 2023-12-14 | Climate Llc | Work layer imaging and analysis for implement monitoring, control and operator feedback |
US10431576B1 (en) | 2018-04-20 | 2019-10-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory cell array and method of manufacturing same |
US11114344B1 (en) * | 2020-02-28 | 2021-09-07 | Xilinx, Inc. | IC die with dummy structures |
TWI802013B (zh) * | 2021-09-17 | 2023-05-11 | 力晶積成電子製造股份有限公司 | 半導體裝置及其製造方法 |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0855908A (ja) | 1994-08-17 | 1996-02-27 | Toshiba Corp | 半導体装置 |
KR100510232B1 (ko) * | 1996-02-21 | 2005-10-27 | 텍사스 인스트루먼츠 인코포레이티드 | 반도체장치에서리필층두께의불균일성을줄이는방법 |
US5946566A (en) * | 1996-03-01 | 1999-08-31 | Ace Memory, Inc. | Method of making a smaller geometry high capacity stacked DRAM device |
JP3638778B2 (ja) * | 1997-03-31 | 2005-04-13 | 株式会社ルネサステクノロジ | 半導体集積回路装置およびその製造方法 |
US6281049B1 (en) * | 1998-01-14 | 2001-08-28 | Hyundai Electronics Industries Co., Ltd. | Semiconductor device mask and method for forming the same |
JP2001313294A (ja) * | 2000-05-01 | 2001-11-09 | Seiko Epson Corp | 半導体装置およびその製造方法 |
KR100354440B1 (ko) * | 2000-12-04 | 2002-09-28 | 삼성전자 주식회사 | 반도체 장치의 패턴 형성 방법 |
US6486066B2 (en) * | 2001-02-02 | 2002-11-26 | Matrix Semiconductor, Inc. | Method of generating integrated circuit feature layout for improved chemical mechanical polishing |
JP2002280388A (ja) * | 2001-03-15 | 2002-09-27 | Toshiba Corp | 半導体装置の製造方法 |
JP4082220B2 (ja) * | 2003-01-16 | 2008-04-30 | セイコーエプソン株式会社 | 配線基板、半導体モジュールおよび半導体モジュールの製造方法 |
JP4794135B2 (ja) * | 2004-04-16 | 2011-10-19 | 富士通株式会社 | 半導体装置の製造方法 |
JP2006005242A (ja) * | 2004-06-18 | 2006-01-05 | Canon Inc | 画像処理装置、画像処理方法、露光装置、およびデバイス製造方法 |
JP4936659B2 (ja) | 2004-12-27 | 2012-05-23 | 株式会社東芝 | 半導体装置の製造方法 |
JP4921723B2 (ja) * | 2005-04-18 | 2012-04-25 | 株式会社東芝 | 半導体装置の製造方法 |
KR100640639B1 (ko) * | 2005-04-19 | 2006-10-31 | 삼성전자주식회사 | 미세콘택을 포함하는 반도체소자 및 그 제조방법 |
JP4987244B2 (ja) * | 2005-04-28 | 2012-07-25 | 株式会社東芝 | 半導体装置の製造方法 |
US7429536B2 (en) * | 2005-05-23 | 2008-09-30 | Micron Technology, Inc. | Methods for forming arrays of small, closely spaced features |
JP2006351861A (ja) | 2005-06-16 | 2006-12-28 | Toshiba Corp | 半導体装置の製造方法 |
US20070003831A1 (en) | 2005-07-01 | 2007-01-04 | Fripp Michael L | Construction and operation of an oilfield molten salt battery |
US7446039B2 (en) * | 2006-01-25 | 2008-11-04 | Chartered Semiconductor Manufacturing Ltd. | Integrated circuit system with dummy region |
JP2007250705A (ja) * | 2006-03-15 | 2007-09-27 | Nec Electronics Corp | 半導体集積回路装置及びダミーパターンの配置方法 |
JP2007294783A (ja) * | 2006-04-27 | 2007-11-08 | Renesas Technology Corp | 半導体装置の製造方法および半導体装置の設計支援システム |
JP4866652B2 (ja) * | 2006-05-10 | 2012-02-01 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置 |
JP2007335850A (ja) * | 2006-05-16 | 2007-12-27 | Matsushita Electric Ind Co Ltd | 半導体集積回路、半導体集積回路の配線パターン設計方法および配線パターン設計装置 |
US7849436B2 (en) * | 2006-08-11 | 2010-12-07 | Dongbu Hitek Co., Ltd. | Method of forming dummy pattern |
JP5193582B2 (ja) * | 2007-12-12 | 2013-05-08 | 株式会社東芝 | 半導体装置の製造方法 |
-
2007
- 2007-12-12 JP JP2007320444A patent/JP5193582B2/ja active Active
-
2008
- 2008-12-11 US US12/332,788 patent/US8298928B2/en not_active Expired - Fee Related
-
2012
- 2012-10-31 US US13/665,803 patent/US8865583B2/en active Active
-
2014
- 2014-09-22 US US14/492,940 patent/US9209070B2/en active Active
-
2015
- 2015-08-18 US US14/829,250 patent/US9583437B2/en active Active
-
2017
- 2017-01-18 US US15/408,562 patent/US9806021B2/en active Active
- 2017-09-28 US US15/719,135 patent/US10163790B2/en active Active
-
2018
- 2018-11-16 US US16/193,584 patent/US10490499B2/en active Active
-
2019
- 2019-10-14 US US16/601,066 patent/US10854546B2/en active Active
-
2020
- 2020-10-26 US US17/079,952 patent/US11417600B2/en active Active
-
2022
- 2022-07-08 US US17/860,345 patent/US11990406B2/en active Active
-
2024
- 2024-04-12 US US18/633,866 patent/US20240258234A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US20170125339A1 (en) | 2017-05-04 |
US11417600B2 (en) | 2022-08-16 |
US20180082943A1 (en) | 2018-03-22 |
US9583437B2 (en) | 2017-02-28 |
US11990406B2 (en) | 2024-05-21 |
US8298928B2 (en) | 2012-10-30 |
US20090155990A1 (en) | 2009-06-18 |
US10163790B2 (en) | 2018-12-25 |
US20210043558A1 (en) | 2021-02-11 |
US20150041986A1 (en) | 2015-02-12 |
US20130164934A1 (en) | 2013-06-27 |
US10854546B2 (en) | 2020-12-01 |
US20220344256A1 (en) | 2022-10-27 |
US20240258234A1 (en) | 2024-08-01 |
US9806021B2 (en) | 2017-10-31 |
US10490499B2 (en) | 2019-11-26 |
US20150357281A1 (en) | 2015-12-10 |
US8865583B2 (en) | 2014-10-21 |
JP2009146966A (ja) | 2009-07-02 |
US20190088590A1 (en) | 2019-03-21 |
US9209070B2 (en) | 2015-12-08 |
US20200043845A1 (en) | 2020-02-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5193582B2 (ja) | 半導体装置の製造方法 | |
JP6829552B2 (ja) | 補助ビットラインを含む半導体素子およびその製造方法 | |
US7671475B2 (en) | Nonvolatile semiconductor memory having a word line bent towards a select gate line side | |
US9502428B1 (en) | Sidewall assisted process for wide and narrow line formation | |
JP2015176910A (ja) | 半導体メモリ | |
US20160283631A1 (en) | Method of forming masks | |
JP2009054956A (ja) | 半導体メモリ | |
JP2007049111A (ja) | 不揮発性半導体記憶装置 | |
JP2009016444A (ja) | 半導体メモリ | |
CN111446257A (zh) | 半导体存储器装置 | |
US20150021790A1 (en) | Semiconductor device | |
US9627393B2 (en) | Height reduction in memory periphery | |
US20230307010A1 (en) | Semiconductor device, semiconductor memory device, and manufacturing method of semiconductor device | |
US11973025B2 (en) | Three-dimensional semiconductor memory devices | |
JP2009094354A (ja) | 不揮発性半導体記憶装置 | |
CN114678367A (zh) | 三维存储结构及其制造方法、存储器、存储装置 | |
JP2011108833A (ja) | 半導体装置の製造方法 | |
TW202310367A (zh) | 記憶體裝置 | |
CN114284279A (zh) | 半导体结构及其制作方法、三维存储器、存储系统 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100222 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20121010 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20121016 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130108 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130204 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5193582 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20160208 Year of fee payment: 3 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313115 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313115 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |