JP4961617B2 - 配線基板とその製造方法及び半導体装置 - Google Patents
配線基板とその製造方法及び半導体装置 Download PDFInfo
- Publication number
- JP4961617B2 JP4961617B2 JP2007257504A JP2007257504A JP4961617B2 JP 4961617 B2 JP4961617 B2 JP 4961617B2 JP 2007257504 A JP2007257504 A JP 2007257504A JP 2007257504 A JP2007257504 A JP 2007257504A JP 4961617 B2 JP4961617 B2 JP 4961617B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor substrate
- diffusion layer
- impurity diffusion
- conductivity type
- wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/62—Protection against overvoltage, e.g. fuses, shunts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/16—Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of types provided for in two or more different subclasses of H10B, H10D, H10F, H10H, H10K or H10N, e.g. forming hybrid circuits
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007257504A JP4961617B2 (ja) | 2007-10-01 | 2007-10-01 | 配線基板とその製造方法及び半導体装置 |
| US12/241,238 US8026576B2 (en) | 2007-10-01 | 2008-09-30 | Wiring board |
| TW97137687A TWI470755B (zh) | 2007-10-01 | 2008-10-01 | 佈線板及其製造方法,及具有佈線板之半導體裝置 |
| EP08165654.8A EP2045840B1 (en) | 2007-10-01 | 2008-10-01 | Wiring board with guard ring |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007257504A JP4961617B2 (ja) | 2007-10-01 | 2007-10-01 | 配線基板とその製造方法及び半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2009088336A JP2009088336A (ja) | 2009-04-23 |
| JP2009088336A5 JP2009088336A5 (enExample) | 2010-09-24 |
| JP4961617B2 true JP4961617B2 (ja) | 2012-06-27 |
Family
ID=40125645
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007257504A Active JP4961617B2 (ja) | 2007-10-01 | 2007-10-01 | 配線基板とその製造方法及び半導体装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US8026576B2 (enExample) |
| EP (1) | EP2045840B1 (enExample) |
| JP (1) | JP4961617B2 (enExample) |
| TW (1) | TWI470755B (enExample) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5343245B2 (ja) * | 2008-05-15 | 2013-11-13 | 新光電気工業株式会社 | シリコンインターポーザの製造方法 |
| US7910473B2 (en) * | 2008-12-31 | 2011-03-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-silicon via with air gap |
| US8399354B2 (en) | 2009-01-13 | 2013-03-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-silicon via with low-K dielectric liner |
| KR101127237B1 (ko) | 2010-04-27 | 2012-03-29 | 주식회사 하이닉스반도체 | 반도체 집적회로 |
| EP2602818A1 (en) * | 2011-12-09 | 2013-06-12 | Ipdia | An interposer device |
| US20130154109A1 (en) * | 2011-12-16 | 2013-06-20 | Lsi Corporation | Method of lowering capacitances of conductive apertures and an interposer capable of being reverse biased to achieve reduced capacitance |
| JP5684157B2 (ja) * | 2012-01-04 | 2015-03-11 | 株式会社東芝 | 半導体装置 |
| US9576881B2 (en) | 2013-02-18 | 2017-02-21 | Kabushiki Kaisha Toshiba | Semiconductor device |
| JP5834030B2 (ja) | 2013-02-18 | 2015-12-16 | 株式会社東芝 | 半導体装置 |
| JP5982312B2 (ja) | 2013-03-22 | 2016-08-31 | 株式会社東芝 | 半導体装置 |
| TWI589326B (zh) * | 2013-08-29 | 2017-07-01 | 財團法人工業技術研究院 | 發光模組及應用其之光照系統 |
| JP2015072996A (ja) * | 2013-10-02 | 2015-04-16 | 新光電気工業株式会社 | 半導体装置 |
| JP2018044811A (ja) * | 2016-09-13 | 2018-03-22 | 株式会社村田製作所 | ピエゾ抵抗型センサ |
| US11430740B2 (en) | 2017-03-29 | 2022-08-30 | Intel Corporation | Microelectronic device with embedded die substrate on interposer |
Family Cites Families (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2916114A1 (de) * | 1978-04-21 | 1979-10-31 | Hitachi Ltd | Halbleitervorrichtung |
| JP2858383B2 (ja) | 1991-10-14 | 1999-02-17 | 株式会社デンソー | 半導体装置の製造方法 |
| JPH07263452A (ja) | 1994-03-25 | 1995-10-13 | Sony Corp | 半導体装置の製造方法 |
| JPH08139302A (ja) * | 1994-11-14 | 1996-05-31 | Sharp Corp | 光半導体ウェハおよび光半導体受光素子の製造方法 |
| CN1097849C (zh) * | 1996-06-07 | 2003-01-01 | 罗姆股份有限公司 | 半导体芯片及半导体芯片的制造方法 |
| JPH11162990A (ja) | 1997-11-26 | 1999-06-18 | Nec Corp | 半導体装置およびその製造方法 |
| DE60038605T2 (de) * | 1999-11-11 | 2009-05-28 | Nxp B.V. | Halbleiteranordnung mit einem feldeffekttransistor und verfahren zur herstellung |
| JP2002134506A (ja) * | 2000-10-19 | 2002-05-10 | Mitsubishi Electric Corp | 半導体装置 |
| US6498381B2 (en) * | 2001-02-22 | 2002-12-24 | Tru-Si Technologies, Inc. | Semiconductor structures having multiple conductive layers in an opening, and methods for fabricating same |
| JP3704072B2 (ja) * | 2001-09-05 | 2005-10-05 | 株式会社東芝 | 半導体装置及びその製造方法 |
| JP4247017B2 (ja) * | 2003-03-10 | 2009-04-02 | 浜松ホトニクス株式会社 | 放射線検出器の製造方法 |
| JP4222092B2 (ja) * | 2003-05-07 | 2009-02-12 | 富士電機デバイステクノロジー株式会社 | 半導体ウェハ、半導体装置および半導体装置の製造方法 |
| JP2005038888A (ja) * | 2003-07-15 | 2005-02-10 | Renesas Technology Corp | 半導体記憶装置およびその製造方法 |
| US7518158B2 (en) * | 2003-12-09 | 2009-04-14 | Cree, Inc. | Semiconductor light emitting devices and submounts |
| TW200637033A (en) * | 2004-11-22 | 2006-10-16 | Matsushita Electric Industrial Co Ltd | Light-emitting device, light-emitting module, display unit, lighting unit and method for manufacturing light-emitting device |
| JP4889974B2 (ja) * | 2005-08-01 | 2012-03-07 | 新光電気工業株式会社 | 電子部品実装構造体及びその製造方法 |
| KR101314713B1 (ko) * | 2006-06-16 | 2013-10-07 | 신꼬오덴기 고교 가부시키가이샤 | 반도체 장치, 그 제조 방법, 및 기판 |
-
2007
- 2007-10-01 JP JP2007257504A patent/JP4961617B2/ja active Active
-
2008
- 2008-09-30 US US12/241,238 patent/US8026576B2/en active Active
- 2008-10-01 TW TW97137687A patent/TWI470755B/zh active
- 2008-10-01 EP EP08165654.8A patent/EP2045840B1/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US8026576B2 (en) | 2011-09-27 |
| EP2045840A2 (en) | 2009-04-08 |
| TW200917444A (en) | 2009-04-16 |
| JP2009088336A (ja) | 2009-04-23 |
| US20090085164A1 (en) | 2009-04-02 |
| TWI470755B (zh) | 2015-01-21 |
| EP2045840A3 (en) | 2012-01-11 |
| EP2045840B1 (en) | 2017-06-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4961617B2 (ja) | 配線基板とその製造方法及び半導体装置 | |
| CN100550405C (zh) | 固体成像器件及其制造方法 | |
| US7700405B2 (en) | Microelectronic assembly with improved isolation voltage performance and a method for forming the same | |
| US8237192B2 (en) | Light emitting diode chip with overvoltage protection | |
| KR101264926B1 (ko) | 반도체 장치의 제조 방법 및 반도체 장치 | |
| JP2012243930A (ja) | 半導体装置、半導体パッケージ、および半導体装置の製造方法 | |
| CN103199118A (zh) | 齐纳二极管结构及其制造方法 | |
| US9048104B2 (en) | Multi-chip package module and a doped polysilicon trench for isolation and connection | |
| JP4837939B2 (ja) | 半導体装置、及び半導体装置の製造方法 | |
| US20190006527A1 (en) | Semiconductor device and semiconductor module | |
| JP4222092B2 (ja) | 半導体ウェハ、半導体装置および半導体装置の製造方法 | |
| JP2020013902A (ja) | 半導体装置及びその製造方法 | |
| JP6314295B1 (ja) | 半導体デバイス及びその製造方法 | |
| JP2009087980A (ja) | 半導体装置及び半導体装置の製造方法 | |
| JP2018029121A (ja) | チップダイオードおよび回路モジュール | |
| CN112490241B (zh) | 半导体装置 | |
| CN111162008B (zh) | 半导体装置及其制造方法 | |
| JP2010114292A (ja) | 縦型バイポーラトランジスタ及びその製造方法 | |
| JP2025072987A (ja) | 半導体装置および半導体装置の製造方法 | |
| JP4549071B2 (ja) | 半導体装置 | |
| JP5265932B2 (ja) | 半導体装置 | |
| JP2009170731A (ja) | 半導体装置 | |
| JP2007305906A (ja) | ダイオード | |
| JP2010056362A (ja) | 半導体装置の製造方法 | |
| JP2009295718A (ja) | 半導体装置およびその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20090427 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20090427 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100811 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100811 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20110425 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20110425 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120131 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120214 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20120306 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120308 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20120306 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 4961617 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150406 Year of fee payment: 3 |