JP4956919B2 - 半導体装置およびその製造方法 - Google Patents

半導体装置およびその製造方法 Download PDF

Info

Publication number
JP4956919B2
JP4956919B2 JP2005167676A JP2005167676A JP4956919B2 JP 4956919 B2 JP4956919 B2 JP 4956919B2 JP 2005167676 A JP2005167676 A JP 2005167676A JP 2005167676 A JP2005167676 A JP 2005167676A JP 4956919 B2 JP4956919 B2 JP 4956919B2
Authority
JP
Japan
Prior art keywords
film
insulating film
wiring
semiconductor device
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2005167676A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006344703A (ja
JP2006344703A5 (enExample
Inventor
純司 野口
隆 松本
隆文 大島
利彦 小野塚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP2005167676A priority Critical patent/JP4956919B2/ja
Priority to US11/446,137 priority patent/US7501347B2/en
Publication of JP2006344703A publication Critical patent/JP2006344703A/ja
Publication of JP2006344703A5 publication Critical patent/JP2006344703A5/ja
Priority to US12/320,357 priority patent/US7911055B2/en
Priority to US12/929,782 priority patent/US8247902B2/en
Application granted granted Critical
Publication of JP4956919B2 publication Critical patent/JP4956919B2/ja
Priority to US13/541,229 priority patent/US8586447B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/7682Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H01L21/76811Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving multiple stacked pre-patterned masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76832Multiple layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76843Barrier, adhesion or liner layers formed in openings in a dielectric

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP2005167676A 2005-06-08 2005-06-08 半導体装置およびその製造方法 Expired - Lifetime JP4956919B2 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2005167676A JP4956919B2 (ja) 2005-06-08 2005-06-08 半導体装置およびその製造方法
US11/446,137 US7501347B2 (en) 2005-06-08 2006-06-05 Semiconductor device and manufacturing method of the same
US12/320,357 US7911055B2 (en) 2005-06-08 2009-01-23 Semiconductor device and manufacturing method of the same
US12/929,782 US8247902B2 (en) 2005-06-08 2011-02-15 Semiconductor device and manufacturing method of the same
US13/541,229 US8586447B2 (en) 2005-06-08 2012-07-03 Semiconductor device and manufacturing method of the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005167676A JP4956919B2 (ja) 2005-06-08 2005-06-08 半導体装置およびその製造方法

Related Child Applications (2)

Application Number Title Priority Date Filing Date
JP2009207688A Division JP5326949B2 (ja) 2009-09-09 2009-09-09 半導体装置
JP2012010607A Division JP2012080133A (ja) 2012-01-23 2012-01-23 半導体装置の製造方法

Publications (3)

Publication Number Publication Date
JP2006344703A JP2006344703A (ja) 2006-12-21
JP2006344703A5 JP2006344703A5 (enExample) 2008-07-17
JP4956919B2 true JP4956919B2 (ja) 2012-06-20

Family

ID=37524609

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005167676A Expired - Lifetime JP4956919B2 (ja) 2005-06-08 2005-06-08 半導体装置およびその製造方法

Country Status (2)

Country Link
US (4) US7501347B2 (enExample)
JP (1) JP4956919B2 (enExample)

Families Citing this family (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4437301B2 (ja) * 2007-02-28 2010-03-24 エルピーダメモリ株式会社 半導体装置の製造方法
US20080265377A1 (en) * 2007-04-30 2008-10-30 International Business Machines Corporation Air gap with selective pinchoff using an anti-nucleation layer
JP5334434B2 (ja) * 2007-06-04 2013-11-06 パナソニック株式会社 半導体装置の製造方法
JP5329786B2 (ja) * 2007-08-31 2013-10-30 株式会社東芝 研磨液および半導体装置の製造方法
US7879683B2 (en) * 2007-10-09 2011-02-01 Applied Materials, Inc. Methods and apparatus of creating airgap in dielectric layers for the reduction of RC delay
JP2009123743A (ja) * 2007-11-12 2009-06-04 Panasonic Corp 半導体装置の製造方法
US20090121356A1 (en) * 2007-11-12 2009-05-14 Rohm Co., Ltd. Semiconductor device and method of manufacturing semiconductor device
JP5303139B2 (ja) * 2007-11-22 2013-10-02 シャープ株式会社 半導体装置及びその製造方法
FR2925764B1 (fr) * 2007-12-20 2010-05-28 Commissariat Energie Atomique Procede de croissance horizontale de nanotubes/nanofibres.
JP2009194286A (ja) * 2008-02-18 2009-08-27 Panasonic Corp 半導体装置及びその製造方法
US7956466B2 (en) 2008-05-09 2011-06-07 International Business Machines Corporation Structure for interconnect structure containing various capping materials for electrical fuse and other related applications
JP2009272563A (ja) * 2008-05-09 2009-11-19 Toshiba Corp 半導体装置及びその製造方法
US8772156B2 (en) * 2008-05-09 2014-07-08 International Business Machines Corporation Methods of fabricating interconnect structures containing various capping materials for electrical fuse and other related applications
JP5396065B2 (ja) * 2008-10-28 2014-01-22 株式会社日立製作所 半導体装置の製造方法
JP2010141024A (ja) * 2008-12-10 2010-06-24 Renesas Technology Corp 半導体装置の製造方法および半導体装置
US8476745B2 (en) * 2009-05-04 2013-07-02 Mediatek Inc. Integrated circuit chip with reduced IR drop
JP2011066126A (ja) * 2009-09-16 2011-03-31 Elpida Memory Inc 半導体記憶装置およびその製造方法
US8456009B2 (en) * 2010-02-18 2013-06-04 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structure having an air-gap region and a method of manufacturing the same
JP2012049290A (ja) * 2010-08-26 2012-03-08 Hitachi Kokusai Electric Inc 半導体装置の製造方法及び半導体装置
KR20120025315A (ko) * 2010-09-07 2012-03-15 삼성전자주식회사 반도체 소자 및 그 제조 방법
US8530347B2 (en) * 2010-10-05 2013-09-10 Freescale Semiconductor, Inc. Electronic device including interconnects with a cavity therebetween and a process of forming the same
JP5703985B2 (ja) * 2011-06-13 2015-04-22 富士通セミコンダクター株式会社 半導体装置
US8575000B2 (en) 2011-07-19 2013-11-05 SanDisk Technologies, Inc. Copper interconnects separated by air gaps and method of making thereof
US8624394B2 (en) * 2011-12-07 2014-01-07 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated technology for partial air gap low K deposition
JP5898991B2 (ja) * 2012-02-10 2016-04-06 ルネサスエレクトロニクス株式会社 半導体装置および半導体装置の製造方法
JP2013197407A (ja) * 2012-03-21 2013-09-30 Toshiba Corp 半導体装置
US8802551B1 (en) 2013-02-21 2014-08-12 Samsung Electronics Co., Ltd. Methods of fabricating a semiconductor device using voids in a sacrificial layer
US20140253137A1 (en) * 2013-03-08 2014-09-11 Macronix International Co., Ltd. Test pattern design for semiconductor devices and method of utilizing thereof
US9040385B2 (en) * 2013-07-24 2015-05-26 Taiwan Semiconductor Manufacturing Co., Ltd. Mechanisms for cleaning substrate surface for hybrid bonding
KR102154112B1 (ko) * 2013-08-01 2020-09-09 삼성전자주식회사 금속 배선들을 포함하는 반도체 장치 및 그 제조 방법
KR102107146B1 (ko) * 2013-08-19 2020-05-06 삼성전자주식회사 반도체 장치 및 그 제조방법
KR102119829B1 (ko) * 2013-09-27 2020-06-05 에스케이하이닉스 주식회사 반도체 장치 및 그 제조 방법
KR102092863B1 (ko) 2013-12-30 2020-03-24 삼성전자주식회사 반도체 장치 및 이의 제조 방법
KR102167603B1 (ko) 2014-01-06 2020-10-19 삼성전자주식회사 배선 구조물 형성 방법 및 반도체 장치의 제조 방법
KR102190654B1 (ko) 2014-04-07 2020-12-15 삼성전자주식회사 반도체 장치 및 이의 제조 방법
JP6295802B2 (ja) * 2014-04-18 2018-03-20 ソニー株式会社 高周波デバイス用電界効果トランジスタおよびその製造方法、ならびに高周波デバイス
US9368395B1 (en) 2014-05-06 2016-06-14 Globalfoundries Inc. Self-aligned via and air gap
US9564396B2 (en) 2014-09-26 2017-02-07 Taiwan Semiconductor Manufucturing Company, Ltd. Semiconductor device and process
KR102272553B1 (ko) * 2015-01-19 2021-07-02 삼성전자주식회사 반도체 장치 및 이의 제조 방법
CN114759051B (zh) * 2015-03-31 2025-09-12 索尼半导体解决方案公司 光检测装置
KR102645957B1 (ko) * 2016-03-22 2024-03-08 삼성전자주식회사 반도체 장치 및 그의 제조 방법
JP6329199B2 (ja) 2016-03-30 2018-05-23 株式会社日立国際電気 半導体装置の製造方法、基板処理装置およびプログラム
JP6318188B2 (ja) 2016-03-30 2018-04-25 株式会社日立国際電気 半導体装置の製造方法、基板処理装置およびプログラム
US9892961B1 (en) 2016-08-09 2018-02-13 International Business Machines Corporation Air gap spacer formation for nano-scale semiconductor devices
KR102677788B1 (ko) 2016-09-20 2024-06-25 삼성전자주식회사 에어 갭을 포함하는 반도체 소자
JP6441989B2 (ja) * 2017-04-27 2018-12-19 株式会社Kokusai Electric 半導体装置の製造方法、基板処理装置、プログラムおよび記録媒体
US10134580B1 (en) * 2017-08-15 2018-11-20 Globalfoundries Inc. Metallization levels and methods of making thereof
US10395980B1 (en) 2018-02-21 2019-08-27 Globalfoundries Inc. Dual airgap structure
US10395986B1 (en) * 2018-05-30 2019-08-27 International Business Machines Corporation Fully aligned via employing selective metal deposition
US10672710B2 (en) 2018-06-05 2020-06-02 Globalfoundries Inc. Interconnect structures with reduced capacitance
JP2020053569A (ja) * 2018-09-27 2020-04-02 ソニーセミコンダクタソリューションズ株式会社 半導体装置、固体撮像装置及び半導体装置の製造方法
US10985051B2 (en) * 2019-07-24 2021-04-20 Nanya Technology Corporation Semiconductor device with air spacer and method for forming the same
WO2021257208A1 (en) * 2020-06-17 2021-12-23 Tokyo Electron Limited Method for reducing lateral film formation in area selective deposition
US12142562B2 (en) * 2021-06-22 2024-11-12 International Business Machines Corporation Subtractive metal etch with improved isolation for BEOL interconnect and cross point
KR20240002741A (ko) * 2022-06-30 2024-01-08 삼성전자주식회사 반도체 장치의 제조 방법

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5691573A (en) * 1995-06-07 1997-11-25 Advanced Micro Devices, Inc. Composite insulation with a dielectric constant of less than 3 in a narrow space separating conductive lines
JP2773729B2 (ja) * 1996-02-29 1998-07-09 日本電気株式会社 半導体装置の製造方法
US6303464B1 (en) * 1996-12-30 2001-10-16 Intel Corporation Method and structure for reducing interconnect system capacitance through enclosed voids in a dielectric layer
US6281585B1 (en) * 1997-06-30 2001-08-28 Philips Electronics North America Corporation Air gap dielectric in self-aligned via structures
US5949143A (en) * 1998-01-22 1999-09-07 Advanced Micro Devices, Inc. Semiconductor interconnect structure with air gap for reducing intralayer capacitance in metal layers in damascene metalization process
KR100307490B1 (ko) 1999-08-31 2001-11-01 한신혁 반도체 장치의 기생 용량 감소 방법
FR2803438B1 (fr) * 1999-12-29 2002-02-08 Commissariat Energie Atomique Procede de realisation d'une structure d'interconnexions comprenant une isolation electrique incluant des cavites d'air ou de vide
US6297554B1 (en) * 2000-03-10 2001-10-02 United Microelectronics Corp. Dual damascene interconnect structure with reduced parasitic capacitance
JP2001291720A (ja) * 2000-04-05 2001-10-19 Hitachi Ltd 半導体集積回路装置および半導体集積回路装置の製造方法
WO2001086700A1 (de) * 2000-05-09 2001-11-15 Siemens Aktiengesellschaft Längsförderer
US6509623B2 (en) * 2000-06-15 2003-01-21 Newport Fab, Llc Microelectronic air-gap structures and methods of forming the same
US6406992B1 (en) * 2001-05-29 2002-06-18 United Microelectronics Corp. Fabrication method for a dual damascene structure
JP2003188383A (ja) * 2001-12-14 2003-07-04 Hitachi Ltd 半導体集積回路装置及びその製造方法
JP2003188254A (ja) * 2001-12-18 2003-07-04 Hitachi Ltd 半導体装置の製造方法および半導体装置
JP2004193431A (ja) * 2002-12-12 2004-07-08 Renesas Technology Corp 半導体装置およびその製造方法
JP4068868B2 (ja) * 2002-03-29 2008-03-26 株式会社ルネサステクノロジ 半導体装置の製造方法
US7042095B2 (en) * 2002-03-29 2006-05-09 Renesas Technology Corp. Semiconductor device including an interconnect having copper as a main component
JP2004309579A (ja) * 2003-04-02 2004-11-04 Sharp Corp 画像形成装置
JP2005136152A (ja) * 2003-10-30 2005-05-26 Renesas Technology Corp 半導体装置の製造方法
JP4106048B2 (ja) 2004-10-25 2008-06-25 松下電器産業株式会社 半導体装置の製造方法及び半導体装置

Also Published As

Publication number Publication date
JP2006344703A (ja) 2006-12-21
US20110140275A1 (en) 2011-06-16
US20120270390A1 (en) 2012-10-25
US20060281298A1 (en) 2006-12-14
US7911055B2 (en) 2011-03-22
US8586447B2 (en) 2013-11-19
US8247902B2 (en) 2012-08-21
US7501347B2 (en) 2009-03-10
US20090142919A1 (en) 2009-06-04

Similar Documents

Publication Publication Date Title
JP4956919B2 (ja) 半導体装置およびその製造方法
JP5396065B2 (ja) 半導体装置の製造方法
US7042095B2 (en) Semiconductor device including an interconnect having copper as a main component
JP4173374B2 (ja) 半導体装置の製造方法
US10304726B2 (en) Semiconductor device and manufacturing method thereof
JP4068868B2 (ja) 半導体装置の製造方法
CN101661900A (zh) 半导体器件及其制造方法
JP2004193431A (ja) 半導体装置およびその製造方法
US20060183317A1 (en) Semiconductor device and a method of manufacturing the same
JP2005136152A (ja) 半導体装置の製造方法
JP5326949B2 (ja) 半導体装置
JP2012080133A (ja) 半導体装置の製造方法
JP4211910B2 (ja) 半導体装置の製造方法
JP2003332340A (ja) 半導体装置の製造方法
KR20080001905A (ko) 반도체 소자의 금속 배선 형성방법
JP2004111795A (ja) 半導体装置の製造方法
KR20100073779A (ko) 반도체 소자의 금속배선 및 그 제조 방법
JP2007273823A (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080530

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080530

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100405

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111122

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120123

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120221

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120305

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150330

Year of fee payment: 3

R151 Written notification of patent or utility model registration

Ref document number: 4956919

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term