JP4852196B2 - 深開口部を形成するためにプラズマ処理室内でシリコン層をエッチングする方法 - Google Patents

深開口部を形成するためにプラズマ処理室内でシリコン層をエッチングする方法 Download PDF

Info

Publication number
JP4852196B2
JP4852196B2 JP2000612994A JP2000612994A JP4852196B2 JP 4852196 B2 JP4852196 B2 JP 4852196B2 JP 2000612994 A JP2000612994 A JP 2000612994A JP 2000612994 A JP2000612994 A JP 2000612994A JP 4852196 B2 JP4852196 B2 JP 4852196B2
Authority
JP
Japan
Prior art keywords
etching
gas
plasma
reactor
silicon layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000612994A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002542623A (ja
JP2002542623A5 (enExample
Inventor
マクレイノルズ・ダーレル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lam Research Corp
Original Assignee
Lam Research Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lam Research Corp filed Critical Lam Research Corp
Publication of JP2002542623A publication Critical patent/JP2002542623A/ja
Publication of JP2002542623A5 publication Critical patent/JP2002542623A5/ja
Application granted granted Critical
Publication of JP4852196B2 publication Critical patent/JP4852196B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065—Plasma etching; Reactive-ion etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
JP2000612994A 1999-04-20 2000-04-06 深開口部を形成するためにプラズマ処理室内でシリコン層をエッチングする方法 Expired - Fee Related JP4852196B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/295,634 US6191043B1 (en) 1999-04-20 1999-04-20 Mechanism for etching a silicon layer in a plasma processing chamber to form deep openings
US09/295,634 1999-04-20
PCT/US2000/009447 WO2000063960A1 (en) 1999-04-20 2000-04-06 Process for etching a silicon layer in a plasma processing chamber to form deep openings

Publications (3)

Publication Number Publication Date
JP2002542623A JP2002542623A (ja) 2002-12-10
JP2002542623A5 JP2002542623A5 (enExample) 2007-06-21
JP4852196B2 true JP4852196B2 (ja) 2012-01-11

Family

ID=23138562

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000612994A Expired - Fee Related JP4852196B2 (ja) 1999-04-20 2000-04-06 深開口部を形成するためにプラズマ処理室内でシリコン層をエッチングする方法

Country Status (5)

Country Link
US (2) US6191043B1 (enExample)
JP (1) JP4852196B2 (enExample)
KR (1) KR20020010605A (enExample)
TW (1) TW457584B (enExample)
WO (1) WO2000063960A1 (enExample)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6544860B1 (en) * 2000-03-06 2003-04-08 Koninklijke Philips Electronics N.V. Shallow trench isolation method for forming rounded bottom trench corners
US6743732B1 (en) * 2001-01-26 2004-06-01 Taiwan Semiconductor Manufacturing Company Organic low K dielectric etch with NH3 chemistry
US6451673B1 (en) * 2001-02-15 2002-09-17 Advanced Micro Devices, Inc. Carrier gas modification for preservation of mask layer during plasma etching
US6746961B2 (en) 2001-06-19 2004-06-08 Lam Research Corporation Plasma etching of dielectric layer with etch profile control
WO2003037497A2 (en) * 2001-10-31 2003-05-08 Tokyo Electron Limited Method of etching high aspect ratio features
US20040171260A1 (en) * 2002-06-14 2004-09-02 Lam Research Corporation Line edge roughness control
US7547635B2 (en) * 2002-06-14 2009-06-16 Lam Research Corporation Process for etching dielectric films with improved resist and/or etch profile characteristics
WO2005055303A1 (ja) * 2003-12-01 2005-06-16 Matsushita Electric Industrial Co., Ltd. プラズマエッチング方法
JP4098225B2 (ja) * 2003-12-01 2008-06-11 松下電器産業株式会社 プラズマエッチング方法
DE10331526A1 (de) * 2003-07-11 2005-02-03 Infineon Technologies Ag Verfahren zum anisotropen Ätzen einer Ausnehmung in ein Siliziumsubstrat und Verwendung einer Plasmaätzanlage
US20050280674A1 (en) 2004-06-17 2005-12-22 Mcreynolds Darrell L Process for modifying the surface profile of an ink supply channel in a printhead
US7309641B2 (en) * 2004-11-24 2007-12-18 United Microelectronics Corp. Method for rounding bottom corners of trench and shallow trench isolation process
US7202178B2 (en) * 2004-12-01 2007-04-10 Lexmark International, Inc. Micro-fluid ejection head containing reentrant fluid feed slots
JP5041696B2 (ja) * 2005-11-15 2012-10-03 パナソニック株式会社 ドライエッチング方法
US7985688B2 (en) * 2005-12-16 2011-07-26 Lam Research Corporation Notch stop pulsing process for plasma processing system
JP2009525604A (ja) * 2006-02-01 2009-07-09 アルカテル−ルーセント 異方性エッチングの方法
US7608195B2 (en) * 2006-02-21 2009-10-27 Micron Technology, Inc. High aspect ratio contacts
US7517804B2 (en) * 2006-08-31 2009-04-14 Micron Technologies, Inc. Selective etch chemistries for forming high aspect ratio features and associated structures
US7927966B2 (en) 2006-12-12 2011-04-19 Nxp B.V. Method of manufacturing openings in a substrate, a via in substrate, and a semiconductor device comprising such a via
KR100838399B1 (ko) 2007-05-17 2008-06-13 주식회사 하이닉스반도체 반도체 소자의 트렌치 형성 방법
JP5135879B2 (ja) * 2007-05-21 2013-02-06 富士電機株式会社 炭化珪素半導体装置の製造方法
US8500913B2 (en) * 2007-09-06 2013-08-06 Micron Technology, Inc. Methods for treating surfaces, and methods for removing one or more materials from surfaces
US8263497B2 (en) * 2009-01-13 2012-09-11 International Business Machines Corporation High-yield method of exposing and contacting through-silicon vias
JP5305973B2 (ja) * 2009-02-20 2013-10-02 ラピスセミコンダクタ株式会社 トレンチ形成方法
WO2011066668A1 (en) * 2009-12-02 2011-06-09 C Sun Mfg. Ltd. Method of etching features into substrate
US8802571B2 (en) 2011-07-28 2014-08-12 Lam Research Corporation Method of hard mask CD control by Ar sputtering
JP2013110139A (ja) * 2011-11-17 2013-06-06 Tokyo Electron Ltd 半導体装置の製造方法
US20140199833A1 (en) * 2013-01-11 2014-07-17 Applied Materials, Inc. Methods for performing a via reveal etching process for forming through-silicon vias in a substrate
CN104347390B (zh) * 2013-07-31 2017-06-27 中微半导体设备(上海)有限公司 一种等离子体刻蚀基片的方法
JP6557588B2 (ja) * 2015-12-04 2019-08-07 株式会社日立ハイテクノロジーズ ドライエッチング方法
JP6328703B2 (ja) * 2016-08-15 2018-05-23 東京エレクトロン株式会社 半導体装置の製造方法
WO2020131793A1 (en) * 2018-12-20 2020-06-25 Mattson Technology, Inc. Silicon mandrel etch after native oxide punch-through
CN112285828A (zh) * 2020-09-30 2021-01-29 中国科学院微电子研究所 一种端面耦合器及其封装方法、应用
CN114678270B (zh) * 2020-12-24 2025-08-08 中微半导体设备(上海)股份有限公司 一种电感耦合等离子处理装置及其刻蚀方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10189293A (ja) * 1996-10-28 1998-07-21 Anelva Corp プラズマ処理装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4702795A (en) * 1985-05-03 1987-10-27 Texas Instruments Incorporated Trench etch process
US4726879A (en) 1986-09-08 1988-02-23 International Business Machines Corporation RIE process for etching silicon isolation trenches and polycides with vertical surfaces
FR2616030A1 (fr) * 1987-06-01 1988-12-02 Commissariat Energie Atomique Procede de gravure ou de depot par plasma et dispositif pour la mise en oeuvre du procede
US4992134A (en) * 1989-11-14 1991-02-12 Advanced Micro Devices, Inc. Dopant-independent polysilicon plasma etch
US5356515A (en) * 1990-10-19 1994-10-18 Tokyo Electron Limited Dry etching method
US5296095A (en) * 1990-10-30 1994-03-22 Matsushita Electric Industrial Co., Ltd. Method of dry etching
US5933748A (en) * 1996-01-22 1999-08-03 United Microelectronics Corp. Shallow trench isolation process
US5843226A (en) * 1996-07-16 1998-12-01 Applied Materials, Inc. Etch process for single crystal silicon
US6033991A (en) * 1997-09-29 2000-03-07 Cypress Semiconductor Corporation Isolation scheme based on recessed locos using a sloped Si etch and dry field oxidation

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10189293A (ja) * 1996-10-28 1998-07-21 Anelva Corp プラズマ処理装置

Also Published As

Publication number Publication date
TW457584B (en) 2001-10-01
US6191043B1 (en) 2001-02-20
WO2000063960A1 (en) 2000-10-26
KR20020010605A (ko) 2002-02-04
JP2002542623A (ja) 2002-12-10
US20010001743A1 (en) 2001-05-24

Similar Documents

Publication Publication Date Title
JP4852196B2 (ja) 深開口部を形成するためにプラズマ処理室内でシリコン層をエッチングする方法
JP2915807B2 (ja) 六弗化イオウ、臭化水素及び酸素を用いる珪化モリブデンのエッチング
JP4657458B2 (ja) 低容量の誘電体層をエッチングするための技術
CN101911263B (zh) 蚀刻高纵横比接触的方法
KR101083623B1 (ko) 가스 화학물질의 주기적 조절을 사용하는 플라즈마 에칭방법
JP4674368B2 (ja) シリコンの異方性エッチングのための方法
KR101029947B1 (ko) 플라즈마 에칭 성능 강화를 위한 방법
JP3574680B2 (ja) キセノンを用いたプラズマエッチング
JP3409313B2 (ja) 酸化物及びフォトレジスト層に対して高度の選択性を有する異方性窒化物エッチング法
KR101476435B1 (ko) 다중-레이어 레지스트 플라즈마 에치 방법
US20210050222A1 (en) Plasma etching method
TW201901794A (zh) 高深寬比低溫蝕刻期間用於側壁鈍化之氣體添加劑
JP4499289B2 (ja) 誘電材料をプラズマ・エッチングする方法
JP2013030778A (ja) 二層レジストプラズマエッチングの方法
KR101075045B1 (ko) 플라즈마 에칭 성능 강화를 위한 방법
WO1997045866A1 (en) Mechanism for uniform etching by minimizing effects of etch rate loading
JP6959999B2 (ja) プラズマ処理方法
EP1290495A2 (en) A method and apparatus for etching metal layers on substrates
KR20060063714A (ko) 높은 소스 및 낮은 충격 플라즈마를 이용하여 고에칭율을제공하는 유전체 에칭 방법
US6969685B1 (en) Etching a dielectric layer in an integrated circuit structure having a metal hard mask layer
CN101331092B (zh) 用于等离子处理系统的刻痕停止脉冲工艺
JP2024546052A (ja) 有機塩化物を用いたシリコンエッチング
TW202002073A (zh) 電漿蝕刻方法

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070326

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070418

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100302

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100531

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100607

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100630

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110301

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20110531

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110607

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110901

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111011

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111024

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20141028

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees