JP4821855B2 - 多層セラミック基板およびその製造方法 - Google Patents
多層セラミック基板およびその製造方法 Download PDFInfo
- Publication number
- JP4821855B2 JP4821855B2 JP2008538063A JP2008538063A JP4821855B2 JP 4821855 B2 JP4821855 B2 JP 4821855B2 JP 2008538063 A JP2008538063 A JP 2008538063A JP 2008538063 A JP2008538063 A JP 2008538063A JP 4821855 B2 JP4821855 B2 JP 4821855B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- multilayer ceramic
- ceramic substrate
- interlayer
- disposed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000000758 substrate Substances 0.000 title claims description 104
- 239000000919 ceramic Substances 0.000 title claims description 96
- 238000004519 manufacturing process Methods 0.000 title claims description 22
- 239000010410 layer Substances 0.000 claims description 187
- 239000011229 interlayer Substances 0.000 claims description 90
- 239000000463 material Substances 0.000 claims description 86
- 239000004020 conductor Substances 0.000 claims description 60
- 239000011521 glass Substances 0.000 claims description 39
- 238000010304 firing Methods 0.000 claims description 33
- 239000000843 powder Substances 0.000 claims description 33
- 229910010293 ceramic material Inorganic materials 0.000 claims description 19
- 238000000034 method Methods 0.000 description 17
- 230000000694 effects Effects 0.000 description 11
- 230000002093 peripheral effect Effects 0.000 description 9
- 230000000052 comparative effect Effects 0.000 description 7
- 230000001629 suppression Effects 0.000 description 7
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 5
- 239000002002 slurry Substances 0.000 description 5
- 239000002270 dispersing agent Substances 0.000 description 4
- 239000002245 particle Substances 0.000 description 4
- 239000011230 binding agent Substances 0.000 description 3
- 238000010030 laminating Methods 0.000 description 3
- 239000004372 Polyvinyl alcohol Substances 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- 239000002253 acid Substances 0.000 description 2
- 239000005388 borosilicate glass Substances 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000002612 dispersion medium Substances 0.000 description 2
- 238000007606 doctor blade method Methods 0.000 description 2
- 229910010272 inorganic material Inorganic materials 0.000 description 2
- 239000011147 inorganic material Substances 0.000 description 2
- 239000000395 magnesium oxide Substances 0.000 description 2
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 2
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 229920002451 polyvinyl alcohol Polymers 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 238000009751 slip forming Methods 0.000 description 2
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- 239000001856 Ethyl cellulose Substances 0.000 description 1
- ZZSNKZQZMQGXPY-UHFFFAOYSA-N Ethyl cellulose Chemical compound CCOCC1OC(OC)C(OCC)C(OCC)C1OC1C(O)C(O)C(OC)C(CO)O1 ZZSNKZQZMQGXPY-UHFFFAOYSA-N 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 229920001249 ethyl cellulose Polymers 0.000 description 1
- 235000019325 ethyl cellulose Nutrition 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 230000000452 restraining effect Effects 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000005245 sintering Methods 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 150000003505 terpenes Chemical class 0.000 description 1
- 235000007586 terpenes Nutrition 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/183—Components mounted in and supported by recessed areas of the printed circuit board
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
- H01L21/4807—Ceramic parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/15—Ceramic or glass substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01012—Magnesium [Mg]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0195—Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09781—Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/06—Lamination
- H05K2203/063—Lamination of preperforated insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/30—Details of processes not otherwise provided for in H05K2203/01 - H05K2203/17
- H05K2203/308—Sacrificial means, e.g. for temporarily filling a space for making a via or a cavity or for making rigid-flexible PCBs
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
- H05K3/4629—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating inorganic sheets comprising printed circuits, e.g. green ceramic sheets
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4697—Manufacturing multilayer circuits having cavities, e.g. for mounting components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
- Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
- Y10T428/24926—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including ceramic, glass, porcelain or quartz layer
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Description
2 底部
3 底面
4 キャビティ
5 壁部
6 基材層
7 層間拘束層
8 境界面
9 第1の導体膜
10 第2の導体膜
15 生の状態の積層体
16,17 表面拘束層
43 段差
44 上面
45 第3の導体膜
Claims (9)
- 底部と前記底部の上方主面を底面とするキャビティを規定する壁部とを備える、多層セラミック基板であって、
複数の基材層と前記基材層間に配置される層間拘束層とを有し、
前記底部と前記壁部との境界面を挟んで、前記底部側には前記基材層が配置され、他方、前記壁部側には前記層間拘束層が配置され、
前記基材層はガラス材料および第1のセラミック材料を含む第1の粉体の焼結体からなり、
前記層間拘束層は、前記ガラス材料を溶融させ得る温度では焼結しない第2のセラミック材料を含む第2の粉体を含むとともに、前記基材層に含まれていた前記ガラス材料を含む第1の粉体の一部が焼成時に当該層間拘束層へ拡散あるいは流動することによって、前記第2の粉体が互いに固着した状態にあり、
前記境界面を挟んで配置される前記基材層と前記層間拘束層との間に、第1の導体膜が配置されている、
多層セラミック基板。 - 前記第1の導体膜は、前記キャビティの全周に沿うように形成されている、請求項1に記載の多層セラミック基板。
- 前記第1の導体膜は、その一部が前記キャビティの底面上にまで延びるように形成されている、請求項1に記載の多層セラミック基板。
- 前記第1の導体膜は、前記キャビティの底面の全面を覆うように形成されている、請求項3に記載の多層セラミック基板。
- 前記キャビティの底面上に、前記第1の導体膜とは別に、第2の導体膜が形成されている、請求項1に記載の多層セラミック基板。
- 前記キャビティには、前記壁部の途中に上方に向く上面を形成するように段差が設けられ、前記段差の上面が延びる面を挟んで、下側には前記基材層が配置され、他方、上側には前記層間拘束層が配置され、前記段差の上面を挟んで配置される前記基材層と前記層間拘束層との間に、第3の導体膜が配置されている、請求項1に記載の多層セラミック基板。
- 前記層間拘束層は、前記底部および/または前記壁部の積層方向での中間部にも配置されている、請求項1に記載の多層セラミック基板。
- 底部と前記底部の上方主面を底面とするキャビティを規定する壁部とを備える、生の状態の積層体を作製する工程と、
前記生の状態の積層体を焼成する工程と
を備え、
前記生の状態の積層体は、複数の基材層と前記基材層間に配置される層間拘束層とを有し、前記底部と前記壁部との境界面を挟んで、前記底部側には前記基材層が配置され、他方、前記壁部側には前記層間拘束層が配置され、前記境界面を挟んで配置される前記基材層と前記層間拘束層との間に、第1の導体膜が配置されていて、
前記基材層は、ガラス材料または焼成によって溶融してガラス化されることによりガラス材料となり得るガラス成分および第1のセラミック材料を含む第1の粉体を含み、
前記層間拘束層は、前記ガラス材料を溶融させ得る温度では焼結しない第2のセラミック材料を含む第2の粉体を含み、
前記生の状態の積層体を焼成する工程では、前記第1の粉体の少なくとも一部を焼結させるとともに、前記ガラス材料を含む第1の粉体の一部を前記層間拘束層へ拡散あるいは流動させることによって、前記第2の粉体を、実質的に焼結させずに、互いに固着させるように、前記生の積層体を所定の温度で焼成する、
多層セラミック基板の製造方法。 - 前記ガラス材料を溶融させ得る温度では焼結しない第3のセラミック材料を含む第3の粉体を含む、生の状態にある表面拘束層を用意する工程をさらに備え、
前記生の状態の積層体は、前記基材層と前記層間拘束層とをもって構成される積層構造物の少なくとも一方主面上に前記表面拘束層を積層しかつ圧着した状態にあり、
前記焼成工程の後、前記表面拘束層を除去する工程をさらに備える、
請求項8に記載の多層セラミック基板の製造方法。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008538063A JP4821855B2 (ja) | 2007-04-11 | 2008-03-25 | 多層セラミック基板およびその製造方法 |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007103439 | 2007-04-11 | ||
JP2007103439 | 2007-04-11 | ||
JP2008538063A JP4821855B2 (ja) | 2007-04-11 | 2008-03-25 | 多層セラミック基板およびその製造方法 |
PCT/JP2008/055496 WO2008126661A1 (ja) | 2007-04-11 | 2008-03-25 | 多層セラミック基板およびその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2008126661A1 JPWO2008126661A1 (ja) | 2010-07-22 |
JP4821855B2 true JP4821855B2 (ja) | 2011-11-24 |
Family
ID=39863779
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008538063A Expired - Fee Related JP4821855B2 (ja) | 2007-04-11 | 2008-03-25 | 多層セラミック基板およびその製造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7670672B2 (ja) |
JP (1) | JP4821855B2 (ja) |
WO (1) | WO2008126661A1 (ja) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5182367B2 (ja) * | 2008-05-15 | 2013-04-17 | 株式会社村田製作所 | 多層セラミック基板およびその製造方法 |
JP5294065B2 (ja) * | 2009-02-12 | 2013-09-18 | 日立金属株式会社 | 多層セラミック基板およびそれを用いた電子部品並びに多層セラミック基板の製造方法 |
JP5294064B2 (ja) * | 2009-02-12 | 2013-09-18 | 日立金属株式会社 | 多層セラミック基板およびそれを用いた電子部品並びに多層セラミック基板の製造方法 |
JP5354011B2 (ja) * | 2009-04-21 | 2013-11-27 | 株式会社村田製作所 | 多層セラミック基板の製造方法 |
JP5383531B2 (ja) * | 2010-01-25 | 2014-01-08 | 京セラ株式会社 | 配線基板の製造方法 |
JP5869234B2 (ja) * | 2011-05-31 | 2016-02-24 | 京セラ株式会社 | 配線基板の製造方法および配線基板 |
JP2013051389A (ja) * | 2011-08-01 | 2013-03-14 | Ngk Spark Plug Co Ltd | 回路基板、半導体パワーモジュール、製造方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001135933A (ja) * | 1999-11-04 | 2001-05-18 | Murata Mfg Co Ltd | 多層セラミック基板 |
JP2003273513A (ja) * | 2002-03-14 | 2003-09-26 | Murata Mfg Co Ltd | キャビティ付き多層セラミック基板の製造方法およびキャビティ付き多層セラミック基板 |
JP2007066933A (ja) * | 2005-08-29 | 2007-03-15 | Murata Mfg Co Ltd | 多層セラミック基板およびその製造方法 |
JP2007067364A (ja) * | 2004-09-03 | 2007-03-15 | Murata Mfg Co Ltd | チップ型電子部品を搭載したセラミック基板及びその製造方法 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69006609T2 (de) * | 1989-03-15 | 1994-06-30 | Ngk Insulators Ltd | Keramischer Deckel zum Verschliessen eines Halbleiterelements und Verfahren zum Verschliessen eines Halbleiterelements in einer keramischen Packung. |
US5702985A (en) * | 1992-06-26 | 1997-12-30 | Staktek Corporation | Hermetically sealed ceramic integrated circuit heat dissipating package fabrication method |
JP3225666B2 (ja) * | 1993-01-27 | 2001-11-05 | 株式会社村田製作所 | キャビティ付きセラミック多層ブロックの製造方法 |
US6248429B1 (en) * | 1998-07-06 | 2001-06-19 | Micron Technology, Inc. | Metallized recess in a substrate |
JP3656484B2 (ja) * | 1999-03-03 | 2005-06-08 | 株式会社村田製作所 | セラミック多層基板の製造方法 |
JP3687443B2 (ja) * | 1999-10-12 | 2005-08-24 | 株式会社村田製作所 | 低温焼成セラミック組成物及びセラミック多層基板 |
JP4158338B2 (ja) * | 2000-06-06 | 2008-10-01 | 株式会社デンソー | インジェクタ用圧電体素子 |
JP3757788B2 (ja) * | 2000-11-27 | 2006-03-22 | 株式会社村田製作所 | 多層セラミック基板およびその製造方法 |
JP3709802B2 (ja) * | 2001-03-28 | 2005-10-26 | 株式会社村田製作所 | 多層セラミック基板の製造方法 |
JP2002368420A (ja) * | 2001-06-05 | 2002-12-20 | Murata Mfg Co Ltd | ガラスセラミック多層基板の製造方法およびガラスセラミック多層基板 |
JP2005116938A (ja) * | 2003-10-10 | 2005-04-28 | Ngk Spark Plug Co Ltd | キャビティ付き多層セラミック基板およびその製造方法 |
EP1786249A4 (en) * | 2004-09-03 | 2010-07-21 | Murata Manufacturing Co | CERAMIC SUBSTRATE WITH A CHIP TYPE ELECTRONIC COMPONENT AND PRODUCTION PROCESS THEREFOR |
-
2008
- 2008-03-25 WO PCT/JP2008/055496 patent/WO2008126661A1/ja active Application Filing
- 2008-03-25 JP JP2008538063A patent/JP4821855B2/ja not_active Expired - Fee Related
- 2008-11-06 US US12/265,984 patent/US7670672B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001135933A (ja) * | 1999-11-04 | 2001-05-18 | Murata Mfg Co Ltd | 多層セラミック基板 |
JP2003273513A (ja) * | 2002-03-14 | 2003-09-26 | Murata Mfg Co Ltd | キャビティ付き多層セラミック基板の製造方法およびキャビティ付き多層セラミック基板 |
JP2007067364A (ja) * | 2004-09-03 | 2007-03-15 | Murata Mfg Co Ltd | チップ型電子部品を搭載したセラミック基板及びその製造方法 |
JP2007066933A (ja) * | 2005-08-29 | 2007-03-15 | Murata Mfg Co Ltd | 多層セラミック基板およびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
US7670672B2 (en) | 2010-03-02 |
US20090053532A1 (en) | 2009-02-26 |
WO2008126661A1 (ja) | 2008-10-23 |
JPWO2008126661A1 (ja) | 2010-07-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4821855B2 (ja) | 多層セラミック基板およびその製造方法 | |
JP4803185B2 (ja) | セラミック多層基板の製造方法及びセラミック多層基板の集合基板 | |
JP5012899B2 (ja) | 多層セラミック基板およびその製造方法 | |
JP3656484B2 (ja) | セラミック多層基板の製造方法 | |
JPWO2006114974A1 (ja) | セラミック基板の製造方法およびセラミック基板 | |
JP2011040604A (ja) | 積層型セラミック電子部品およびその製造方法 | |
JP4613878B2 (ja) | 積層基板及びその製造方法 | |
JP4867276B2 (ja) | セラミック基板の製造方法 | |
JP2007129048A (ja) | 多層セラミックス基板及びその製造方法 | |
JP4957117B2 (ja) | 多層セラミック基板の製造方法および多層セラミック基板作製用複合グリーンシート | |
JP2005116938A (ja) | キャビティ付き多層セラミック基板およびその製造方法 | |
CN108293302B (zh) | 多层陶瓷基板及电子部件 | |
JP4696443B2 (ja) | 多層セラミック基板の製造方法 | |
JP2008159725A (ja) | セラミック多層基板およびその製造方法 | |
JP5184924B2 (ja) | 多層セラミック基板及びその製造方法 | |
JP5527048B2 (ja) | セラミック多層基板 | |
WO2009151006A1 (ja) | セラミック成形体の製造方法 | |
WO2010007878A1 (ja) | 多層セラミック基板およびその製造方法 | |
JP2007258264A (ja) | 集合基板および個別基板の製造方法 | |
JP6362384B2 (ja) | 多層セラミック基板の製造方法 | |
JP2012004422A (ja) | セラミック多層基板 | |
JP5051513B2 (ja) | 多層セラミック集合基板の製造方法 | |
JP2011018783A (ja) | 多層セラミック基板の製造方法 | |
JP2015207578A (ja) | 多層セラミック基板及びその製造方法 | |
JP2009231301A (ja) | 多層セラミック基板およびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110517 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110707 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110809 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110822 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4821855 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140916 Year of fee payment: 3 |
|
LAPS | Cancellation because of no payment of annual fees |