JP4520380B2 - クロック生成回路 - Google Patents

クロック生成回路 Download PDF

Info

Publication number
JP4520380B2
JP4520380B2 JP2005230659A JP2005230659A JP4520380B2 JP 4520380 B2 JP4520380 B2 JP 4520380B2 JP 2005230659 A JP2005230659 A JP 2005230659A JP 2005230659 A JP2005230659 A JP 2005230659A JP 4520380 B2 JP4520380 B2 JP 4520380B2
Authority
JP
Japan
Prior art keywords
clock
signal
input
circuit
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005230659A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007049345A (ja
Inventor
義信 杉浦
誠 松島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Priority to JP2005230659A priority Critical patent/JP4520380B2/ja
Priority to CN2006101091997A priority patent/CN1913720B/zh
Publication of JP2007049345A publication Critical patent/JP2007049345A/ja
Application granted granted Critical
Publication of JP4520380B2 publication Critical patent/JP4520380B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP2005230659A 2005-08-09 2005-08-09 クロック生成回路 Expired - Fee Related JP4520380B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2005230659A JP4520380B2 (ja) 2005-08-09 2005-08-09 クロック生成回路
CN2006101091997A CN1913720B (zh) 2005-08-09 2006-08-09 时钟脉冲生成电路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005230659A JP4520380B2 (ja) 2005-08-09 2005-08-09 クロック生成回路

Publications (2)

Publication Number Publication Date
JP2007049345A JP2007049345A (ja) 2007-02-22
JP4520380B2 true JP4520380B2 (ja) 2010-08-04

Family

ID=37722448

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005230659A Expired - Fee Related JP4520380B2 (ja) 2005-08-09 2005-08-09 クロック生成回路

Country Status (2)

Country Link
JP (1) JP4520380B2 (zh)
CN (1) CN1913720B (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101299601B (zh) * 2007-04-30 2012-01-25 天利半导体（深圳）有限公司 一种时钟切换电路
CN103684375B (zh) * 2013-11-26 2016-11-09 深圳市芯海科技有限公司 一种时钟分频切换电路及时钟芯片
CN105388817B (zh) * 2015-12-23 2018-02-27 珠海格力智能装备技术研究院有限公司 脉冲的生成方法及装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09252250A (ja) * 1996-03-18 1997-09-22 Mitsubishi Electric Corp 位相同期回路
JPH11154940A (ja) * 1997-11-19 1999-06-08 Oki Electric Ind Co Ltd クロック発生回路
JP2004015659A (ja) * 2002-06-10 2004-01-15 Mitsubishi Electric Corp Ｐｌｌ制御装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4791488A (en) * 1987-08-12 1988-12-13 Rca Licensing Corporation Line-locked clock signal generation system
TW359936B (en) * 1997-05-23 1999-06-01 Mitsubishi Electric Corp Clock generator
TW429686B (en) * 1998-05-12 2001-04-11 Mitsubishi Electric Corp Circuit and method for generating clock

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09252250A (ja) * 1996-03-18 1997-09-22 Mitsubishi Electric Corp 位相同期回路
JPH11154940A (ja) * 1997-11-19 1999-06-08 Oki Electric Ind Co Ltd クロック発生回路
JP2004015659A (ja) * 2002-06-10 2004-01-15 Mitsubishi Electric Corp Ｐｌｌ制御装置

Also Published As

Publication number Publication date
CN1913720B (zh) 2010-06-02
JP2007049345A (ja) 2007-02-22
CN1913720A (zh) 2007-02-14

Similar Documents

Publication Publication Date Title
US8305119B2 (en) Clock generation circuit
KR100824791B1 (ko) 클록 체배기 및 클록 체배 방법
JP4390353B2 (ja) クロック生成方法およびクロック生成回路
US8106691B2 (en) Phase adjustment circuit
JP2007288647A (ja) 発振器制御装置
US10784844B2 (en) Fractional frequency divider and frequency synthesizer
JP4700755B2 (ja) クロック生成回路
JP4015254B2 (ja) ロック検出回路及びｐｌｌ周波数シンセサイザ
JP4520380B2 (ja) クロック生成回路
JP4459923B2 (ja) Ｐｌｌシンセサイザ
US8717073B2 (en) Digital PLL circuit and clock generator
JP3821825B2 (ja) タイミング発生回路
US20060071717A1 (en) Prescaler for a phase-locked loop circuit
JP2000244315A (ja) ジッタを軽減した位相同期ループ回路
JP2000148281A (ja) クロック選択回路
JP7113788B2 (ja) 位相同期回路
KR102205037B1 (ko) 글리치를 제거하기 위한 멀티 모듈러스 분주기 및 이를 포함하는 전자 장치
JPH07170584A (ja) クロック切替回路
JP2842784B2 (ja) Ｐｌｌ回路
JP3853268B2 (ja) 多相出力クロック発生回路
JPH09307432A (ja) Ｐｌｌ回路
JPH10270999A (ja) 半導体装置
JP2003347931A (ja) Ｐｌｌを搭載した半導体集積回路
JP2003243980A (ja) Ｐｌｌ回路
JP4658982B2 (ja) クロック生成回路

Legal Events

Date Code Title Description
RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20080131

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080423

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100309

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100406

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100518

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100520

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130528

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140528

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees