JP4476226B2 - 回路基板および回路基板の製造方法 - Google Patents
回路基板および回路基板の製造方法 Download PDFInfo
- Publication number
- JP4476226B2 JP4476226B2 JP2006049345A JP2006049345A JP4476226B2 JP 4476226 B2 JP4476226 B2 JP 4476226B2 JP 2006049345 A JP2006049345 A JP 2006049345A JP 2006049345 A JP2006049345 A JP 2006049345A JP 4476226 B2 JP4476226 B2 JP 4476226B2
- Authority
- JP
- Japan
- Prior art keywords
- via hole
- circuit board
- insulating layer
- glass fibers
- side wall
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
- H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/421—Blind plated via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0313—Organic insulating material
- H05K1/0353—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement
- H05K1/0366—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement reinforced, e.g. by fibres, fabrics
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
- H05K2201/0275—Fibers and reinforcement materials
- H05K2201/029—Woven fibrous reinforcement or textile
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/06—Lamination
- H05K2203/065—Binding insulating layers without adhesive, e.g. by local heating or welding, before lamination of the whole PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
- H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
- H05K3/0035—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material of blind holes, i.e. having a metal layer at the bottom
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49204—Contact or terminal manufacturing
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
Description
図1は、実施形態に係る回路基板10の構成を示す断面図である。回路基板10は、第1の配線層20、第2の配線層22、絶縁層30、ガラス繊維40およびビア導体50を備える。
図3は、本実施形態に係る回路基板10の製造方法を示す工程断面図である。まず、図3(A)に示すように、第1の配線層20、銅箔22a、絶縁層30からなる積層体を形成する。第1の配線層20は、たとえば、フォトリソグラフィ法とエッチング法とを組み合わせた加工法により、厚さ3μmの銅箔から所定の配線パターンを形成することにより得られる。ガラス繊維40が予め充填された絶縁層30に銅箔22aが貼付されている積層シートを第1の配線層20の上に貼り付けることにより、図3(A)に示す積層体が得られる。
Claims (4)
- 複数の配線層と、
前記複数の配線層間を電気的に絶縁する樹脂で形成され、複数の芯材を含む絶縁層と、
所定位置において前記絶縁層を貫通するビアホールに設けられ、前記複数の配線層間を電気的に接続するビア導体と、
を備え、
前記ビアホールの側壁において、前記複数の芯材が前記ビアホールの側壁から前記ビアホール側に突出しており、前記突出した複数の芯材が前記ビア導体内で互いにU字状に接合していることを特徴とする回路基板。 - 前記複数の芯材がガラス繊維であることを特徴とする請求項1に記載の回路基板。
- 配線層間を電気的に接続するビアを有する回路基板を製造する方法であって、
複数の芯材が埋め込まれた樹脂からなる絶縁層と、
前記複数の芯材が吸収可能な波長領域のレーザを前記絶縁層に照射して、ビアホールを形成するとともに、前記ビアホールの側壁から突出した前記複数の芯材の前記突出した部分をU字状に互いに接合する工程と、
前記ビアホールの側壁にめっき層を形成し、互いに接合した芯材をめっき層により被覆して、前記絶縁層を介して配設された配線層間を接続する工程と、
を備えることを特徴とする回路基板の製造方法。 - 前記複数の芯材がガラス繊維であることを特徴とする請求項3に記載の回路基板の製造方法。
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006049345A JP4476226B2 (ja) | 2006-02-24 | 2006-02-24 | 回路基板および回路基板の製造方法 |
US11/678,321 US7796845B2 (en) | 2006-02-24 | 2007-02-23 | Circuit board and method for manufacturing the same |
KR1020070018326A KR101109941B1 (ko) | 2006-02-24 | 2007-02-23 | 회로 기판 및 회로 기판의 제조 방법 |
CN2007101016238A CN101056501B (zh) | 2006-02-24 | 2007-02-25 | 电路基板及电路基板的制造方法 |
US12/578,952 US7822302B2 (en) | 2006-02-24 | 2009-10-14 | Circuit board and method for manufacturing the same |
KR1020110110968A KR20110122811A (ko) | 2006-02-24 | 2011-10-28 | 회로 기판 및 회로 기판의 제조 방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006049345A JP4476226B2 (ja) | 2006-02-24 | 2006-02-24 | 回路基板および回路基板の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007227809A JP2007227809A (ja) | 2007-09-06 |
JP4476226B2 true JP4476226B2 (ja) | 2010-06-09 |
Family
ID=38442922
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006049345A Active JP4476226B2 (ja) | 2006-02-24 | 2006-02-24 | 回路基板および回路基板の製造方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US7796845B2 (ja) |
JP (1) | JP4476226B2 (ja) |
KR (2) | KR101109941B1 (ja) |
CN (1) | CN101056501B (ja) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007258682A (ja) * | 2006-02-24 | 2007-10-04 | Sanyo Electric Co Ltd | フレキシブル基板 |
KR100809701B1 (ko) * | 2006-09-05 | 2008-03-06 | 삼성전자주식회사 | 칩간 열전달 차단 스페이서를 포함하는 멀티칩 패키지 |
US8258620B2 (en) * | 2007-08-10 | 2012-09-04 | Sanyo Electric Co., Ltd. | Circuit device, method of manufacturing the circuit device, device mounting board and semiconductor module |
CN101494948B (zh) * | 2008-01-24 | 2012-07-18 | 鸿富锦精密工业(深圳)有限公司 | 电路板及其设计方法 |
JP5284146B2 (ja) * | 2008-03-13 | 2013-09-11 | 日本特殊陶業株式会社 | 多層配線基板、及びその製造方法 |
US8692135B2 (en) * | 2008-08-27 | 2014-04-08 | Nec Corporation | Wiring board capable of containing functional element and method for manufacturing same |
US8431833B2 (en) * | 2008-12-29 | 2013-04-30 | Ibiden Co., Ltd. | Printed wiring board and method for manufacturing the same |
JP6383519B2 (ja) * | 2011-06-17 | 2018-08-29 | 住友ベークライト株式会社 | プリント配線板および製造方法 |
JP5385967B2 (ja) * | 2011-12-22 | 2014-01-08 | イビデン株式会社 | 配線板及びその製造方法 |
JP2013229526A (ja) * | 2012-04-26 | 2013-11-07 | Ngk Spark Plug Co Ltd | 多層配線基板及びその製造方法 |
JP2014046493A (ja) * | 2012-08-30 | 2014-03-17 | Sumitomo Bakelite Co Ltd | 積層板および積層板の製造方法 |
CN106163101A (zh) * | 2015-04-17 | 2016-11-23 | 欣兴电子股份有限公司 | 用于线路基板的介电层 |
CN109195315B (zh) * | 2018-09-28 | 2022-01-25 | 电子科技大学 | 一种散热结构、埋嵌/贴装印制电路板及制作方法 |
US11602046B2 (en) * | 2020-05-28 | 2023-03-07 | Kyocera Corporation | Wiring board |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2601128B2 (ja) * | 1992-05-06 | 1997-04-16 | 松下電器産業株式会社 | 回路形成用基板の製造方法および回路形成用基板 |
CN1044762C (zh) * | 1993-09-22 | 1999-08-18 | 松下电器产业株式会社 | 印刷电路板及其制造方法 |
JPH08288605A (ja) | 1995-04-14 | 1996-11-01 | Matsushita Electric Ind Co Ltd | 金属回路基板 |
JP2865197B2 (ja) | 1996-07-19 | 1999-03-08 | 宇部興産株式会社 | フレキシブル配線板 |
JP3855768B2 (ja) | 1997-02-03 | 2006-12-13 | イビデン株式会社 | プリント配線板及びその製造方法 |
CA2346111A1 (en) * | 1998-10-13 | 2000-04-20 | Ernest L. Lawton | Glass fiber-reinforced prepregs, laminates, electronic circuit boards and methods for assembling a fabric |
US6518515B2 (en) * | 1999-02-10 | 2003-02-11 | Matsushita Electric Industrial Co, Ltd. | Printed wiring board, and method and apparatus for manufacturing the same |
JP3522165B2 (ja) | 1999-08-31 | 2004-04-26 | 京セラ株式会社 | 配線基板とその製造方法 |
JP2002232102A (ja) | 2001-01-31 | 2002-08-16 | Ngk Spark Plug Co Ltd | 配線基板 |
JP2002314254A (ja) * | 2001-04-11 | 2002-10-25 | Toppan Printing Co Ltd | 多層プリント配線板及びその製造方法 |
JP4054269B2 (ja) * | 2003-03-20 | 2008-02-27 | Tdk株式会社 | 電子部品の製造方法および電子部品 |
JP4016108B2 (ja) | 2003-08-07 | 2007-12-05 | 独立行政法人産業技術総合研究所 | 分散的経路選択プログラム、分散的経路選択プログラムを記録したコンピュータ読み取り可能な記録媒体および分散的経路選択装置、ならびにナビゲーションプログラム、ナビゲーションプログラムを記録したコンピュータ読み取り可能な記録媒体およびナビゲーション装置 |
US7737368B2 (en) * | 2005-09-30 | 2010-06-15 | Sanyo Electric Co., Ltd. | Circuit board and method of manufacturing circuit board |
JP2007180105A (ja) * | 2005-12-27 | 2007-07-12 | Sanyo Electric Co Ltd | 回路基板、回路基板を用いた回路装置、及び回路基板の製造方法 |
JP2007258682A (ja) * | 2006-02-24 | 2007-10-04 | Sanyo Electric Co Ltd | フレキシブル基板 |
-
2006
- 2006-02-24 JP JP2006049345A patent/JP4476226B2/ja active Active
-
2007
- 2007-02-23 KR KR1020070018326A patent/KR101109941B1/ko not_active IP Right Cessation
- 2007-02-23 US US11/678,321 patent/US7796845B2/en not_active Expired - Fee Related
- 2007-02-25 CN CN2007101016238A patent/CN101056501B/zh not_active Expired - Fee Related
-
2009
- 2009-10-14 US US12/578,952 patent/US7822302B2/en not_active Expired - Fee Related
-
2011
- 2011-10-28 KR KR1020110110968A patent/KR20110122811A/ko not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
US7822302B2 (en) | 2010-10-26 |
CN101056501A (zh) | 2007-10-17 |
KR20070088375A (ko) | 2007-08-29 |
JP2007227809A (ja) | 2007-09-06 |
US20100088887A1 (en) | 2010-04-15 |
CN101056501B (zh) | 2010-07-21 |
KR20110122811A (ko) | 2011-11-11 |
US20070199733A1 (en) | 2007-08-30 |
KR101109941B1 (ko) | 2012-03-16 |
US7796845B2 (en) | 2010-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4476226B2 (ja) | 回路基板および回路基板の製造方法 | |
US6531661B2 (en) | Multilayer printed circuit board and method of making the same | |
KR101208379B1 (ko) | 배선판과 그 제조 방법 | |
US20150027758A1 (en) | Multilayer wiring substrate and manufacturing method therefor | |
JP2007081157A (ja) | 多層配線基板及びその製造方法 | |
JP2007096185A (ja) | 回路基板 | |
JP2016063130A (ja) | プリント配線板および半導体パッケージ | |
JP2006237637A (ja) | プリント配線板及びその製造方法 | |
TW201008425A (en) | Method for fabricating blind via structure of substrate | |
JP2007220803A (ja) | 多層配線基板及びその接続方法 | |
JP2005079402A (ja) | 回路基板およびその製造方法 | |
JP2018082084A (ja) | プリント配線板およびプリント配線板の製造方法 | |
JP2019047063A (ja) | プリント配線板およびその製造方法 | |
JP2010214939A (ja) | 銅張積層板及びその製造方法 | |
JP2016127248A (ja) | 多層配線基板 | |
CN101657071A (zh) | 基板的盲孔结构的制作方法 | |
KR100873666B1 (ko) | 다층 인쇄 회로 기판을 위한 양면 코어 기판 제조 방법 | |
JPH0964231A (ja) | エアリア・グリッド・アレイ・パッケージ用基板およびその製造方法 | |
JP4482613B2 (ja) | 多層配線基板の製造方法 | |
JP4562632B2 (ja) | 回路基板および回路基板の製造方法 | |
JP2006054331A (ja) | 多層フレックスリジッド配線基板の製造方法 | |
JPH11126975A (ja) | 多層プリント基板とこの製造方法 | |
JP2020161730A (ja) | 配線基板 | |
JP2000059031A (ja) | プリント配線板及びその製造方法 | |
JP2008159860A (ja) | 半導体素子の実装構造体 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20090210 |
|
A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20090930 |
|
A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20091021 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20091027 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20091228 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20100209 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100309 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130319 Year of fee payment: 3 |