JP4419067B2 - ディジタルインターフェースを有する半導体装置、メモリ素子及びメモリモジュール - Google Patents

ディジタルインターフェースを有する半導体装置、メモリ素子及びメモリモジュール Download PDF

Info

Publication number
JP4419067B2
JP4419067B2 JP2004217509A JP2004217509A JP4419067B2 JP 4419067 B2 JP4419067 B2 JP 4419067B2 JP 2004217509 A JP2004217509 A JP 2004217509A JP 2004217509 A JP2004217509 A JP 2004217509A JP 4419067 B2 JP4419067 B2 JP 4419067B2
Authority
JP
Japan
Prior art keywords
signal
delay
data
circuit
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004217509A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006041818A5 (enExample
JP2006041818A (ja
Inventor
英樹 大坂
洋二 西尾
誠司 船場
和良 庄司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Micron Memory Japan Ltd
Hitachi Solutions Technology Ltd
Original Assignee
Hitachi Ltd
Hitachi ULSI Systems Co Ltd
Elpida Memory Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi ULSI Systems Co Ltd, Elpida Memory Inc filed Critical Hitachi Ltd
Priority to JP2004217509A priority Critical patent/JP4419067B2/ja
Priority to US10/982,946 priority patent/US7558336B2/en
Priority to CN200410101360A priority patent/CN100588148C/zh
Publication of JP2006041818A publication Critical patent/JP2006041818A/ja
Publication of JP2006041818A5 publication Critical patent/JP2006041818A5/ja
Priority to US12/481,798 priority patent/US7856072B2/en
Application granted granted Critical
Publication of JP4419067B2 publication Critical patent/JP4419067B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/08—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding
    • H03K5/082—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dc Digital Transmission (AREA)
  • Pulse Circuits (AREA)
JP2004217509A 2004-07-26 2004-07-26 ディジタルインターフェースを有する半導体装置、メモリ素子及びメモリモジュール Expired - Fee Related JP4419067B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2004217509A JP4419067B2 (ja) 2004-07-26 2004-07-26 ディジタルインターフェースを有する半導体装置、メモリ素子及びメモリモジュール
US10/982,946 US7558336B2 (en) 2004-07-26 2004-11-08 Semiconductor device, memory device and memory module having digital interface
CN200410101360A CN100588148C (zh) 2004-07-26 2004-12-17 具有数字接口的半导体器件
US12/481,798 US7856072B2 (en) 2004-07-26 2009-06-10 Semiconductor device, memory device and memory module having digital interface

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004217509A JP4419067B2 (ja) 2004-07-26 2004-07-26 ディジタルインターフェースを有する半導体装置、メモリ素子及びメモリモジュール

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2009216805A Division JP4945616B2 (ja) 2009-09-18 2009-09-18 ディジタルインターフェースを有する半導体装置

Publications (3)

Publication Number Publication Date
JP2006041818A JP2006041818A (ja) 2006-02-09
JP2006041818A5 JP2006041818A5 (enExample) 2007-06-28
JP4419067B2 true JP4419067B2 (ja) 2010-02-24

Family

ID=35657098

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004217509A Expired - Fee Related JP4419067B2 (ja) 2004-07-26 2004-07-26 ディジタルインターフェースを有する半導体装置、メモリ素子及びメモリモジュール

Country Status (3)

Country Link
US (2) US7558336B2 (enExample)
JP (1) JP4419067B2 (enExample)
CN (1) CN100588148C (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI268473B (en) * 2004-11-04 2006-12-11 Realtek Semiconductor Corp Display controlling device and controlling method
KR100692529B1 (ko) * 2005-07-01 2007-03-09 삼성전자주식회사 최적화된 딜레이 타임 결정 방법, 장치 및 최적화된 딜레이타임 결정 프로그램이 기록된 컴퓨터로 판독 가능한기록매체
JP4753800B2 (ja) * 2006-06-05 2011-08-24 日本電信電話株式会社 Ｃｄｒ回路
US8384410B1 (en) 2007-08-24 2013-02-26 Advantest (Singapore) Pte Ltd Parallel test circuit with active devices
US8242796B2 (en) * 2008-02-21 2012-08-14 Advantest (Singapore) Pte Ltd Transmit/receive unit, and methods and apparatus for transmitting signals between transmit/receive units
JP5614791B2 (ja) 2008-02-28 2014-10-29 日本電気株式会社 伝送方法、伝送回路及び伝送システム
JP4992927B2 (ja) * 2009-03-24 2012-08-08 富士通株式会社 シリアルパラレル変換装置
CN102129362B (zh) * 2010-01-14 2015-08-05 旺宏电子股份有限公司 指令解码电路及其方法
KR20130045652A (ko) * 2011-10-26 2013-05-06 에스케이하이닉스 주식회사 신호 지연 회로
US8867595B1 (en) * 2012-06-25 2014-10-21 Rambus Inc. Reference voltage generation and calibration for single-ended signaling
JP6068193B2 (ja) * 2013-02-28 2017-01-25 シナプティクス・ジャパン合同会社 受信装置及び送受信システム
US9525571B2 (en) * 2013-03-05 2016-12-20 Lattice Semiconductor Corporation Calibration of single-ended high-speed interfaces
JP6417094B2 (ja) * 2013-12-18 2018-10-31 キヤノン株式会社 記録再生装置、記録再生装置の制御方法及びコンピュータプログラム
JP6476659B2 (ja) 2014-08-28 2019-03-06 富士通株式会社 信号再生回路および信号再生方法
JP6421515B2 (ja) * 2014-09-25 2018-11-14 富士通株式会社 信号再生回路および信号再生方法
TWI705666B (zh) * 2015-06-15 2020-09-21 日商新力股份有限公司 傳送裝置、接收裝置、通信系統
US10164732B2 (en) * 2015-06-24 2018-12-25 Intel IP Corporation Encoding circuit, method for transmitting data over a data bus, and radio communication device
KR20180000199A (ko) * 2016-06-22 2018-01-02 에스케이하이닉스 주식회사 크로스 토크를 보상할 수 있는 인터페이스 회로, 이를 포함하는 반도체 장치 및 시스템
DE102018124375A1 (de) * 2017-11-21 2019-05-23 Samsung Electronics Co., Ltd. Betriebsverfahren eines signalempfängers, pulsbreitensteuerungund elektronische vorrichtung mit denselben

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4779617A (en) * 1986-10-06 1988-10-25 Telectronics N.V. Pacemaker noise rejection system
US4907230A (en) * 1988-02-29 1990-03-06 Rik Heller Apparatus and method for testing printed circuit boards and their components
US5297091A (en) 1991-10-31 1994-03-22 International Business Machines Corporation Early row address strobe (RAS) precharge
KR940007846B1 (ko) * 1991-12-09 1994-08-25 주식회사 금성사 움직임 검출장치
JP3489147B2 (ja) * 1993-09-20 2004-01-19 株式会社日立製作所 データ転送方式
JPH07154381A (ja) * 1993-11-30 1995-06-16 Hitachi Ltd データ転送装置
JPH07177202A (ja) * 1993-12-21 1995-07-14 Mitsubishi Electric Corp 通信制御装置
JP4052697B2 (ja) * 1996-10-09 2008-02-27 富士通株式会社 信号伝送システム、および、該信号伝送システムのレシーバ回路
JP3979690B2 (ja) * 1996-12-27 2007-09-19 富士通株式会社 半導体記憶装置システム及び半導体記憶装置
US6247138B1 (en) * 1997-06-12 2001-06-12 Fujitsu Limited Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system
US5953521A (en) 1997-11-03 1999-09-14 Intel Corporation Data-pattern induced skew reducer
JPH11306757A (ja) * 1998-04-27 1999-11-05 Mitsubishi Electric Corp 同期型半導体記憶装置
TW440767B (en) * 1998-06-02 2001-06-16 Fujitsu Ltd Method of and apparatus for correctly transmitting signals at high speed without waveform distortion
JP2000148656A (ja) * 1998-11-09 2000-05-30 Mitsubishi Electric Corp メモリシステム
JP2000155751A (ja) * 1998-11-18 2000-06-06 Mitsubishi Electric Corp システムｌｓｉ
US6577687B2 (en) 1998-12-23 2003-06-10 Maxtor Corporation Method for transmitting data over a data bus with minimized digital inter-symbol interference
JP4683690B2 (ja) * 1999-11-05 2011-05-18 ルネサスエレクトロニクス株式会社 半導体装置
US7123660B2 (en) * 2001-02-27 2006-10-17 Jazio, Inc. Method and system for deskewing parallel bus channels to increase data transfer rates
KR100426990B1 (ko) * 2001-06-27 2004-04-13 삼성전자주식회사 외부의 코드에 따라 프로그래머블하게 기준 전압을 발생시키는 기준 전압 발생 회로
FI113312B (fi) * 2002-04-19 2004-03-31 Micro Analog Syst Oy Komparaattoripiiri
US6661717B1 (en) * 2002-05-30 2003-12-09 Micron Technology, Inc. Dynamically centered setup-time and hold-time window
JP2004127147A (ja) * 2002-10-07 2004-04-22 Hitachi Ltd デスキュー回路およびそれを用いたディスクアレイ制御装置
JP3742051B2 (ja) 2002-10-31 2006-02-01 エルピーダメモリ株式会社 メモリモジュール、メモリチップ、及びメモリシステム
US6970029B2 (en) * 2003-12-30 2005-11-29 Intel Corporation Variable-delay signal generators and methods of operation therefor
KR100673899B1 (ko) * 2005-03-02 2007-01-25 주식회사 하이닉스반도체 반도체 소자의 데이터 입력 버퍼

Also Published As

Publication number Publication date
US7558336B2 (en) 2009-07-07
CN100588148C (zh) 2010-02-03
US20090245424A1 (en) 2009-10-01
US20060018407A1 (en) 2006-01-26
US7856072B2 (en) 2010-12-21
JP2006041818A (ja) 2006-02-09
CN1728630A (zh) 2006-02-01

Similar Documents

Publication Publication Date Title
JP4419067B2 (ja) ディジタルインターフェースを有する半導体装置、メモリ素子及びメモリモジュール
US6978403B2 (en) Deskew circuit and disk array control device using the deskew circuit, and deskew method
US8861666B2 (en) Communication protocol method and apparatus for a single wire device
US6647027B1 (en) Method and apparatus for multi-channel data delay equalization
JP4878215B2 (ja) インタフェース回路及びメモリ制御装置
JPH0150150B2 (enExample)
US6272439B1 (en) Programmable delay path circuit and operating point frequency detection apparatus
JP3415891B2 (ja) パケットデータ再生システム
JP4945616B2 (ja) ディジタルインターフェースを有する半導体装置
JP2532740B2 (ja) アドレス遷移検出回路
TWI635706B (zh) 決定出取樣時脈訊號的取樣相位的方法及相關的電子裝置
US11901038B2 (en) Memory system
JP5005928B2 (ja) インタフェース回路及びそのインタフェース回路を備えた記憶制御装置
JP5772398B2 (ja) 電子部品及び反射波キャンセル方法
US6137306A (en) Input buffer having adjustment function for suppressing skew
US6205192B1 (en) Clock input control circuit
JP2000049595A (ja) Ｄｌｌ回路
JP2687788B2 (ja) クロックスキュー自動調整回路
KR100545075B1 (ko) 스큐 억제 기능을 갖는 출력 버퍼회로
KR101100756B1 (ko) 스큐 일치 출력 회로
CN108345554B (zh) 决定出取样时脉信号的取样相位的方法及相关的电子装置
JP3408486B2 (ja) 装置間の同期回路
US6605970B1 (en) Method and apparatus for crossing from an unstable to a stable clock domain in a memory device
TWI781017B (zh) 測試系統以及其測試電路
JP7712138B2 (ja) 装置

Legal Events

Date Code Title Description
RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20070411

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070426

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070426

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20090423

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20090423

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090715

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090722

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090918

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20091028

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20091118

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121211

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees
S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313117

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313117

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360