JP4055956B2 - 信号処理装置 - Google Patents
信号処理装置 Download PDFInfo
- Publication number
- JP4055956B2 JP4055956B2 JP2005013138A JP2005013138A JP4055956B2 JP 4055956 B2 JP4055956 B2 JP 4055956B2 JP 2005013138 A JP2005013138 A JP 2005013138A JP 2005013138 A JP2005013138 A JP 2005013138A JP 4055956 B2 JP4055956 B2 JP 4055956B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- signal
- frequency
- voltage
- low
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000010355 oscillation Effects 0.000 claims description 14
- 239000003990 capacitor Substances 0.000 description 9
- 238000010586 diagram Methods 0.000 description 7
- 230000003111 delayed effect Effects 0.000 description 2
- 238000001228 spectrum Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/101—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop
- H03L7/102—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop the additional signal being directly applied to the controlled loop oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/185—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using a mixer in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/12—Indirect frequency synthesis using a mixer in the phase-locked loop
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Description
Loop)回路に関する。
Controlled Oscillator)10は、入力信号の電圧に応じて、出力信号の周波数Fvcoを制御する。
図3は、プリチューンを行っているときのPLL回路1の構成を示す図である。Fvco = Fsであるときに、スイッチ42およびスイッチ44を端子Tに切換える。すなわち、スイッチ42は接地電位をループフィルタ50に与え、スイッチ44は減算器66の出力をループフィルタ50に与える。
図4は、通常のPLL回路1の動作(ロック)を行っているときのPLL回路1の構成を示す図である。「(1)プリチューン」によって、Fvcoが目標値Ftの近傍で安定した後に、スイッチ42およびスイッチ44を端子Lに切換える。すなわち、スイッチ42およびスイッチ44は、位相比較器30の出力をループフィルタ50に与える。
+ Fref×N/RまたはFvco = Flo - Fref×N/RでFvcoがロックされ、安定する。Fvcoがいずれの値をとるかは、位相比較器30の極性によって定まる。なお、Flo + Fref×N/RまたはFlo - Fref×N/Rが、目標値Ftということになる。
+ Fref×N/Rであるのに、「(1)プリチューン」によりFvco < Floで安定している場合、または、Ft = Flo - Fref×N/Rであるのに、「(1)プリチューン」によりFvco > Floで安定している場合は、Fvcoが目標値Ftにて安定しなくなる。
10 電圧制御発振器(VCO)
12 ローカル発振器
14 混合器
16 ローパスフィルタ
18 ループ内分周器
20 基準信号発振器
22 基準分周器
30 位相比較器
42、44 スイッチ(切換手段)
50 ループフィルタ(ローパスフィルタ)
62 電圧目標値記録部
64 D/Aコンバータ
66 減算器(差分出力手段)
Claims (3)
- 入力信号の電圧に応じて出力信号の周波数を制御する電圧制御発振手段と、
前記出力信号に基づく信号を1/N分周(ただし、Nは1以上の実数)するループ内分周手段と、
基準信号を1/R分周(ただし、Rは1以上の実数)する基準分周手段と、
前記ループ内分周手段の出力と、前記基準分周手段の出力との位相差に応じた信号を出力する位相比較手段と、
低周波成分を通過させて前記電圧制御発振手段に与えるローパスフィルタと、
前記出力信号の周波数が目標値になるために前記電圧制御発振手段に与えるべき入力信号の電圧と、前記ローパスフィルタの出力との差分を出力する差分出力手段と、
前記位相比較手段の出力または前記差分出力手段の出力を前記ローパスフィルタに与える切換手段と、
を備えた信号処理装置。 - 請求項1に記載の信号処理装置であって、
前記切換手段が、前記差分出力手段の出力を前記ローパスフィルタに与えた後、前記出力信号の周波数が安定してから、前記位相比較手段の出力を前記ローパスフィルタに与える、
信号処理装置。 - 請求項1または2に記載の信号処理装置であって、
前記ループ内分周手段が、前記出力信号にローカル信号を混合したものを1/N分周する、
信号処理装置。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005013138A JP4055956B2 (ja) | 2005-01-20 | 2005-01-20 | 信号処理装置 |
US11/813,640 US7907017B2 (en) | 2005-01-20 | 2006-01-16 | Phase locked loop circuit that locks the oscillation frequency to a target frequency |
PCT/JP2006/300898 WO2006077992A1 (ja) | 2005-01-20 | 2006-01-16 | 信号処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005013138A JP4055956B2 (ja) | 2005-01-20 | 2005-01-20 | 信号処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006203558A JP2006203558A (ja) | 2006-08-03 |
JP4055956B2 true JP4055956B2 (ja) | 2008-03-05 |
Family
ID=36692371
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005013138A Expired - Fee Related JP4055956B2 (ja) | 2005-01-20 | 2005-01-20 | 信号処理装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7907017B2 (ja) |
JP (1) | JP4055956B2 (ja) |
WO (1) | WO2006077992A1 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008111832A (ja) * | 2006-10-03 | 2008-05-15 | Advantest Corp | スペクトラムアナライザ、スペクトラムアナライズ方法およびプログラム |
JP5956383B2 (ja) * | 2013-06-25 | 2016-07-27 | アンリツ株式会社 | Pllシンセサイザ、それを用いた信号分析装置及び信号発生装置、並びに校正方法 |
JP6034850B2 (ja) * | 2014-12-10 | 2016-11-30 | アンリツ株式会社 | 電圧設定装置、それを備えたpllシンセサイザ、信号分析装置及び信号発生装置並びに電圧設定方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3001735B2 (ja) * | 1992-11-10 | 2000-01-24 | 三菱電機株式会社 | 位相同期ループ周波数シンセサイザ |
JPH06152404A (ja) | 1992-11-11 | 1994-05-31 | Fujitsu Ltd | 周波数シンセサイザ |
JP2000040959A (ja) | 1998-07-23 | 2000-02-08 | Advantest Corp | Pll周波数シンセサイザ |
US20060279363A1 (en) | 2004-04-27 | 2006-12-14 | Advantest Corporation | Pll circuit |
JP2005341024A (ja) | 2004-05-25 | 2005-12-08 | Toyota Industries Corp | Pllシンセサイザ |
-
2005
- 2005-01-20 JP JP2005013138A patent/JP4055956B2/ja not_active Expired - Fee Related
-
2006
- 2006-01-16 US US11/813,640 patent/US7907017B2/en not_active Expired - Fee Related
- 2006-01-16 WO PCT/JP2006/300898 patent/WO2006077992A1/ja not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
US7907017B2 (en) | 2011-03-15 |
JP2006203558A (ja) | 2006-08-03 |
US20090004985A1 (en) | 2009-01-01 |
WO2006077992A1 (ja) | 2006-07-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7250823B2 (en) | Direct digital synthesis (DDS) phase locked loop (PLL) frequency synthesizer and associated methods | |
US9793904B1 (en) | System and method of noise correcting PLL frequency synthesizers | |
JP2008236557A (ja) | 周波数シンセサイザ及びこれを用いた無線通信装置 | |
KR101307498B1 (ko) | 시그마-델타 기반 위상 고정 루프 | |
JP4055956B2 (ja) | 信号処理装置 | |
JP2006222939A (ja) | Pll回路 | |
JP6644204B2 (ja) | 信号源 | |
JP2002208858A (ja) | 周波数シンセサイザと周波数生成方法 | |
JP2011244279A (ja) | Pll周波数シンセサイザ | |
KR100918860B1 (ko) | 루프필터 보상회로를 구비하는 주파수 합성기 | |
JP6570790B2 (ja) | 信号源 | |
JP4043830B2 (ja) | Pllシンセサイザ発振器 | |
JP2001230670A (ja) | Pll発振回路 | |
JP5730666B2 (ja) | Pll回路 | |
JP4002073B2 (ja) | Fm変調装置及びfm変調装置の周波数制御方法 | |
KR200155562Y1 (ko) | 주파수 합성기 | |
JPH1075173A (ja) | 位相同期発振器 | |
JP2004241960A (ja) | 周波数シンセサイザ | |
US20040027205A1 (en) | Local oscillator apparatus for low-noise generation of arbitrary frequencies | |
JP3161970B2 (ja) | 周波数シンセサイザ | |
JPH11220391A (ja) | 周波数シンセサイザ | |
JP2006186576A (ja) | 位相同期ループ形周波数シンセサイザ | |
JP3652827B2 (ja) | 周波数シンセサイザ | |
JP2006203513A (ja) | 信号発生装置 | |
JP2003347938A (ja) | Pll回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070921 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20071205 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20071206 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101221 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101221 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111221 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111221 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121221 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121221 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121221 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131221 Year of fee payment: 6 |
|
LAPS | Cancellation because of no payment of annual fees |