JP3958899B2 - 半導体記憶装置及びその製造方法 - Google Patents

半導体記憶装置及びその製造方法 Download PDF

Info

Publication number
JP3958899B2
JP3958899B2 JP25078099A JP25078099A JP3958899B2 JP 3958899 B2 JP3958899 B2 JP 3958899B2 JP 25078099 A JP25078099 A JP 25078099A JP 25078099 A JP25078099 A JP 25078099A JP 3958899 B2 JP3958899 B2 JP 3958899B2
Authority
JP
Japan
Prior art keywords
insulating film
film
semiconductor substrate
forming
silicon nitride
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP25078099A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001077215A5 (enExample
JP2001077215A (ja
Inventor
英男 栗原
光輝 飯島
清義 板野
哲也 千田
Original Assignee
スパンション エルエルシー
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by スパンション エルエルシー filed Critical スパンション エルエルシー
Priority to JP25078099A priority Critical patent/JP3958899B2/ja
Priority to PCT/JP2000/003468 priority patent/WO2001018878A1/ja
Priority to KR1020027002754A priority patent/KR100727445B1/ko
Publication of JP2001077215A publication Critical patent/JP2001077215A/ja
Priority to US10/085,023 priority patent/US6750520B2/en
Publication of JP2001077215A5 publication Critical patent/JP2001077215A5/ja
Application granted granted Critical
Publication of JP3958899B2 publication Critical patent/JP3958899B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/69IGFETs having charge trapping gate insulators, e.g. MNOS transistors
    • H10D30/691IGFETs having charge trapping gate insulators, e.g. MNOS transistors having more than two programming levels
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/68Floating-gate IGFETs
    • H10D30/6891Floating-gate IGFETs characterised by the shapes, relative sizes or dispositions of the floating gate electrode
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/69IGFETs having charge trapping gate insulators, e.g. MNOS transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/01Manufacture or treatment
    • H10D64/031Manufacture or treatment of data-storage electrodes
    • H10D64/037Manufacture or treatment of data-storage electrodes comprising charge-trapping insulators
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • H10B43/30EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region

Landscapes

  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
JP25078099A 1999-09-03 1999-09-03 半導体記憶装置及びその製造方法 Expired - Fee Related JP3958899B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP25078099A JP3958899B2 (ja) 1999-09-03 1999-09-03 半導体記憶装置及びその製造方法
PCT/JP2000/003468 WO2001018878A1 (fr) 1999-09-03 2000-05-30 Memoire a semi-conducteurs et procede de fabrication de celle-ci
KR1020027002754A KR100727445B1 (ko) 1999-09-03 2000-05-30 반도체 기억장치 및 그 제조 방법
US10/085,023 US6750520B2 (en) 1999-09-03 2002-03-01 Two-bit semiconductor memory with enhanced carrier trapping

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25078099A JP3958899B2 (ja) 1999-09-03 1999-09-03 半導体記憶装置及びその製造方法

Publications (3)

Publication Number Publication Date
JP2001077215A JP2001077215A (ja) 2001-03-23
JP2001077215A5 JP2001077215A5 (enExample) 2004-12-09
JP3958899B2 true JP3958899B2 (ja) 2007-08-15

Family

ID=17212945

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25078099A Expired - Fee Related JP3958899B2 (ja) 1999-09-03 1999-09-03 半導体記憶装置及びその製造方法

Country Status (4)

Country Link
US (1) US6750520B2 (enExample)
JP (1) JP3958899B2 (enExample)
KR (1) KR100727445B1 (enExample)
WO (1) WO2001018878A1 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4923321B2 (ja) * 2000-09-12 2012-04-25 ソニー株式会社 不揮発性半導体記憶装置の動作方法
SG95637A1 (en) 2001-03-15 2003-04-23 Micron Technology Inc Semiconductor/printed circuit board assembly, and computer system
JP4670187B2 (ja) * 2001-06-06 2011-04-13 ソニー株式会社 不揮発性半導体メモリ装置
DE10201304A1 (de) 2002-01-15 2003-07-31 Infineon Technologies Ag Nichtflüchtige Halbleiter -Speicherzelle sowie zugehöriges Herstellungsverfahren
US6614694B1 (en) * 2002-04-02 2003-09-02 Macronix International Co., Ltd. Erase scheme for non-volatile memory
JP3664159B2 (ja) * 2002-10-29 2005-06-22 セイコーエプソン株式会社 半導体装置およびその製造方法
JP2004266185A (ja) * 2003-03-04 2004-09-24 Renesas Technology Corp 半導体装置およびその製造方法
JP5162129B2 (ja) * 2004-06-14 2013-03-13 スパンション エルエルシー 半導体装置
JP4872395B2 (ja) * 2006-03-15 2012-02-08 ヤマハ株式会社 シリコン酸化膜形成法、容量素子の製法及び半導体装置の製法
JP2008053270A (ja) * 2006-08-22 2008-03-06 Nec Electronics Corp 半導体記憶装置、及びその製造方法
JP2008227403A (ja) * 2007-03-15 2008-09-25 Spansion Llc 半導体装置およびその製造方法
US8283224B2 (en) * 2008-12-23 2012-10-09 Texas Instruments Incorporated Ammonia pre-treatment in the fabrication of a memory cell
JP5552521B2 (ja) * 2012-11-09 2014-07-16 スパンション エルエルシー 半導体装置の製造方法
US10290352B2 (en) * 2015-02-27 2019-05-14 Qualcomm Incorporated System, apparatus, and method of programming a one-time programmable memory circuit having dual programming regions

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4873086A (enExample) * 1971-11-24 1973-10-02
DE2932712A1 (de) 1979-08-13 1981-03-26 Basf Ag, 67063 Ludwigshafen Verfahren zur gewinnung von imidazolen
JPS5632464U (enExample) * 1979-08-17 1981-03-30
JPS60161674A (ja) * 1984-02-02 1985-08-23 Matsushita Electronics Corp 半導体記憶装置
US5143860A (en) * 1987-12-23 1992-09-01 Texas Instruments Incorporated High density EPROM fabricaiton method having sidewall floating gates
JPH05145080A (ja) * 1991-11-25 1993-06-11 Kawasaki Steel Corp 不揮発性記憶装置
JP3397903B2 (ja) * 1994-08-23 2003-04-21 新日本製鐵株式会社 不揮発性半導体記憶装置の製造方法
KR100187656B1 (ko) 1995-05-16 1999-06-01 김주용 플래쉬 이이피롬 셀의 제조방법 및 그 프로그램 방법
US5768192A (en) * 1996-07-23 1998-06-16 Saifun Semiconductors, Ltd. Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping
US6768165B1 (en) 1997-08-01 2004-07-27 Saifun Semiconductors Ltd. Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping

Also Published As

Publication number Publication date
WO2001018878A1 (fr) 2001-03-15
KR20020026003A (ko) 2002-04-04
US20020084484A1 (en) 2002-07-04
US6750520B2 (en) 2004-06-15
KR100727445B1 (ko) 2007-06-13
JP2001077215A (ja) 2001-03-23

Similar Documents

Publication Publication Date Title
JP3967193B2 (ja) 不揮発性半導体記憶装置及びその製造方法
US5338954A (en) Semiconductor memory device having an insulating film and a trap film joined in a channel region
JP3973819B2 (ja) 半導体記憶装置およびその製造方法
JP4325972B2 (ja) 不揮発性半導体記憶装置を含む半導体集積回路装置の製造方法
JP3496932B2 (ja) 不揮発性半導体記憶装置を含む半導体集積回路装置
JP3983094B2 (ja) 不揮発性半導体記憶装置の製造方法
JP4152598B2 (ja) 半導体装置の製造方法
JP2882392B2 (ja) 不揮発性半導体記憶装置およびその製造方法
JP3958899B2 (ja) 半導体記憶装置及びその製造方法
JP3430084B2 (ja) 不揮発性半導体記憶装置の製造方法
JP2013033984A (ja) 導電性側壁スペーサを有する不揮発性メモリ装置及びその製造方法
JP2004193226A (ja) 不揮発性半導体記憶装置およびその製造方法
JP5486884B2 (ja) 不揮発性半導体記憶装置、及びその製造方法
JP2956549B2 (ja) 半導体記憶装置及びその製造方法とデータ消去方法
US7220651B2 (en) Transistor and method for manufacturing the same
JP4334315B2 (ja) 半導体記憶装置の製造方法
JP3016607B2 (ja) 不揮発性メモリの製造方法
JP5162129B2 (ja) 半導体装置
JP2007158093A (ja) 不揮発性半導体メモリデバイス及びその製造方法
JP2003243544A (ja) 不揮発性半導体記憶装置およびその製造方法
JP3137091B2 (ja) 不揮発性半導体記憶装置の製造方法
JP4001851B2 (ja) 不揮発性メモリ
JPWO2007000808A1 (ja) 半導体装置およびその製造方法
JPH09232454A (ja) 不揮発性半導体装置及びその製造方法
JPH10321738A (ja) 不揮発性半導体記憶装置及びその製造方法

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20060522

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20060701

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070306

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070410

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070502

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070511

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100518

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110518

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120518

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130518

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130518

Year of fee payment: 6

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: R3D02

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130518

Year of fee payment: 6

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees