JP3498800B2 - 半導体チップの支持部材の製造方法 - Google Patents

半導体チップの支持部材の製造方法

Info

Publication number
JP3498800B2
JP3498800B2 JP50106598A JP50106598A JP3498800B2 JP 3498800 B2 JP3498800 B2 JP 3498800B2 JP 50106598 A JP50106598 A JP 50106598A JP 50106598 A JP50106598 A JP 50106598A JP 3498800 B2 JP3498800 B2 JP 3498800B2
Authority
JP
Japan
Prior art keywords
foil
reinforcing
substrate
support member
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP50106598A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000512045A (ja
Inventor
フーバー、ミヒャエル
シュタンプカ、ペーター
ホウドー、デトレフ
フィシャー、ユルゲン
ハイツァー、ヨーゼフ
グラーフ、ヘルムート
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from DE19623826A external-priority patent/DE19623826C2/de
Priority claimed from DE29621837U external-priority patent/DE29621837U1/de
Application filed by Siemens AG filed Critical Siemens AG
Publication of JP2000512045A publication Critical patent/JP2000512045A/ja
Application granted granted Critical
Publication of JP3498800B2 publication Critical patent/JP3498800B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07745—Mounting details of integrated circuit chips
    • H10W70/688—
    • H10W70/699—
    • H10W76/40—
    • H10W76/47—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H10W72/0198—
    • H10W72/07352—
    • H10W72/075—
    • H10W72/321—
    • H10W72/50—
    • H10W72/884—
    • H10W72/952—
    • H10W74/00—
    • H10W90/734—
    • H10W90/754—

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Credit Cards Or The Like (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Die Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Turning (AREA)
  • Light Receiving Elements (AREA)
  • Wire Bonding (AREA)
JP50106598A 1996-06-14 1997-06-10 半導体チップの支持部材の製造方法 Expired - Fee Related JP3498800B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
DE19623826A DE19623826C2 (de) 1996-06-14 1996-06-14 Verfahren zur Herstellung eines Trägerelements für Halbleiterchips
DE19623826.9 1996-06-14
DE29621837.5 1996-12-16
DE29621837U DE29621837U1 (de) 1996-12-16 1996-12-16 Trägerelement für Halbleiterchips
PCT/DE1997/001170 WO1997048133A1 (de) 1996-06-14 1997-06-10 Verfahren zur herstellung eines trägerelements für halbleiterchips

Publications (2)

Publication Number Publication Date
JP2000512045A JP2000512045A (ja) 2000-09-12
JP3498800B2 true JP3498800B2 (ja) 2004-02-16

Family

ID=26026591

Family Applications (1)

Application Number Title Priority Date Filing Date
JP50106598A Expired - Fee Related JP3498800B2 (ja) 1996-06-14 1997-06-10 半導体チップの支持部材の製造方法

Country Status (11)

Country Link
EP (1) EP0904602B1 (enExample)
JP (1) JP3498800B2 (enExample)
CN (1) CN1156002C (enExample)
AT (1) ATE212752T1 (enExample)
BR (1) BR9709717A (enExample)
DE (1) DE59706247D1 (enExample)
ES (1) ES2171948T3 (enExample)
IN (1) IN192422B (enExample)
RU (1) RU2191446C2 (enExample)
UA (1) UA42106C2 (enExample)
WO (1) WO1997048133A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2790850B1 (fr) * 1999-03-12 2004-02-27 Gemplus Card Int Procede de fabrication de dispositif electronique portable de type carte a puce
JP3314304B2 (ja) 1999-06-07 2002-08-12 アムコー テクノロジー コリア インコーポレーティド 半導体パッケージ用の回路基板
ATE388488T1 (de) * 2003-03-07 2008-03-15 Nxp Bv Halbleiterbauelement, halbleiterkörper und verfahren zu seiner herstellung
US8664750B2 (en) * 2008-11-17 2014-03-04 Advanpack Solutions Pte. Ltd. Semiconductor substrate, package and device
US9847268B2 (en) 2008-11-21 2017-12-19 Advanpack Solutions Pte. Ltd. Semiconductor package and manufacturing method thereof
FR2974969B1 (fr) * 2011-05-03 2014-03-14 Alstom Transport Sa Dispositif d'interconnexion electrique d'au moins un composant electronique avec une alimentation electrique comprenant des moyens de diminution d'une inductance de boucle entre des premiere et deuxieme bornes
US20140239428A1 (en) * 2013-02-28 2014-08-28 Infineon Technologies Ag Chip arrangement and a method for manufacturing a chip arrangement

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61204788A (ja) * 1985-03-08 1986-09-10 Dainippon Printing Co Ltd 携持用電子装置
FR2645680B1 (fr) * 1989-04-07 1994-04-29 Thomson Microelectronics Sa Sg Encapsulation de modules electroniques et procede de fabrication
DE3924439A1 (de) * 1989-07-24 1991-04-18 Edgar Schneider Traegerelement mit wenigstens einem integrierten schaltkreis, insbesondere zum einbau in chip-karten, sowie verfahren zur herstellung dieser traegerelemente

Also Published As

Publication number Publication date
CN1222253A (zh) 1999-07-07
ES2171948T3 (es) 2002-09-16
ATE212752T1 (de) 2002-02-15
EP0904602B1 (de) 2002-01-30
JP2000512045A (ja) 2000-09-12
DE59706247D1 (de) 2002-03-14
WO1997048133A1 (de) 1997-12-18
EP0904602A1 (de) 1999-03-31
UA42106C2 (uk) 2001-10-15
IN192422B (enExample) 2004-04-24
RU2191446C2 (ru) 2002-10-20
CN1156002C (zh) 2004-06-30
BR9709717A (pt) 1999-08-10

Similar Documents

Publication Publication Date Title
US6188580B1 (en) Smart card and semiconductor chip for use in a smart card
US5637858A (en) Method for producing identity cards
JP5840115B2 (ja) 表面が拡張したモジュールを有するスマートカード
JPH08125094A (ja) 電子パッケージおよびその製造方法
JP2002373969A (ja) 半導体装置及び半導体装置の製造方法
KR100358579B1 (ko) 반도체칩용캐리어엘리먼트제조방법
US8389334B2 (en) Foil-based method for packaging intergrated circuits
US6088901A (en) Method for producing a carrier element for semiconductor chips
JP3498800B2 (ja) 半導体チップの支持部材の製造方法
US5952711A (en) Lead finger immobilization apparatus
JP2000148960A (ja) 半導体装置
US6717822B1 (en) Lead-frame method and circuit module assembly including edge stiffener
JPH0897090A (ja) 電解コンデンサ
JPH1197820A (ja) 電磁シールド用導体パターンが形成された回路基板
JP2002123809A (ja) Ｉｃモジュール、および、それを用いたｉｃカード
JPS62134957A (ja) 半導体装置
JP3225163B2 (ja) テープキャリアの製造方法
JP2796641B2 (ja) リードフレームの製造方法
JP3000976B2 (ja) 有機基板を用いた半導体装置
JP2946568B2 (ja) データ担体
JPS60200586A (ja) フレキシブル電気回路基板
JPH1111062A (ja) Ｉｃカードの製造方法
JP2522094B2 (ja) 半導体パッケ―ジのリ―ドカット方法
MXPA98010255A (es) Procedimiento para fabricar un elemento portador para chips semiconductores
JP2568606Y2 (ja) 表面実装型電子部品

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees