UA42106C2 - Спосіб виготовлення несучого елемента для напівпровідникового чипа - Google Patents

Спосіб виготовлення несучого елемента для напівпровідникового чипа

Info

Publication number
UA42106C2
UA42106C2 UA98126594A UA98126594A UA42106C2 UA 42106 C2 UA42106 C2 UA 42106C2 UA 98126594 A UA98126594 A UA 98126594A UA 98126594 A UA98126594 A UA 98126594A UA 42106 C2 UA42106 C2 UA 42106C2
Authority
UA
Ukraine
Prior art keywords
bearing element
load
production
semiconductor chip
same
Prior art date
Application number
UA98126594A
Other languages
English (en)
Russian (ru)
Ukrainian (uk)
Inventor
Міхаель Хубер
Михаель Хубер
Петер Штампка
Детлеф Удо
Юрген Фішер
Юрген ФИШЕР
Йозеф Хайтцер
Хельмут Граф
Original Assignee
Сіменс Акцієнгезельшафт
Сименс Акциентгезельшафт
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from DE19623826A external-priority patent/DE19623826C2/de
Priority claimed from DE29621837U external-priority patent/DE29621837U1/de
Application filed by Сіменс Акцієнгезельшафт, Сименс Акциентгезельшафт filed Critical Сіменс Акцієнгезельшафт
Publication of UA42106C2 publication Critical patent/UA42106C2/uk

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07745—Mounting details of integrated circuit chips
    • H10W70/688—
    • H10W70/699—
    • H10W76/40—
    • H10W76/47—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H10W72/0198—
    • H10W72/07352—
    • H10W72/075—
    • H10W72/321—
    • H10W72/50—
    • H10W72/884—
    • H10W72/952—
    • H10W74/00—
    • H10W90/734—
    • H10W90/754—

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Credit Cards Or The Like (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Die Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Turning (AREA)
  • Light Receiving Elements (AREA)
  • Wire Bonding (AREA)
UA98126594A 1996-06-14 1997-06-10 Спосіб виготовлення несучого елемента для напівпровідникового чипа UA42106C2 (uk)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE19623826A DE19623826C2 (de) 1996-06-14 1996-06-14 Verfahren zur Herstellung eines Trägerelements für Halbleiterchips
DE29621837U DE29621837U1 (de) 1996-12-16 1996-12-16 Trägerelement für Halbleiterchips
PCT/DE1997/001170 WO1997048133A1 (de) 1996-06-14 1997-06-10 Verfahren zur herstellung eines trägerelements für halbleiterchips

Publications (1)

Publication Number Publication Date
UA42106C2 true UA42106C2 (uk) 2001-10-15

Family

ID=26026591

Family Applications (1)

Application Number Title Priority Date Filing Date
UA98126594A UA42106C2 (uk) 1996-06-14 1997-06-10 Спосіб виготовлення несучого елемента для напівпровідникового чипа

Country Status (11)

Country Link
EP (1) EP0904602B1 (enExample)
JP (1) JP3498800B2 (enExample)
CN (1) CN1156002C (enExample)
AT (1) ATE212752T1 (enExample)
BR (1) BR9709717A (enExample)
DE (1) DE59706247D1 (enExample)
ES (1) ES2171948T3 (enExample)
IN (1) IN192422B (enExample)
RU (1) RU2191446C2 (enExample)
UA (1) UA42106C2 (enExample)
WO (1) WO1997048133A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2790850B1 (fr) * 1999-03-12 2004-02-27 Gemplus Card Int Procede de fabrication de dispositif electronique portable de type carte a puce
JP3314304B2 (ja) 1999-06-07 2002-08-12 アムコー テクノロジー コリア インコーポレーティド 半導体パッケージ用の回路基板
ATE388488T1 (de) * 2003-03-07 2008-03-15 Nxp Bv Halbleiterbauelement, halbleiterkörper und verfahren zu seiner herstellung
US8664750B2 (en) * 2008-11-17 2014-03-04 Advanpack Solutions Pte. Ltd. Semiconductor substrate, package and device
US9847268B2 (en) 2008-11-21 2017-12-19 Advanpack Solutions Pte. Ltd. Semiconductor package and manufacturing method thereof
FR2974969B1 (fr) * 2011-05-03 2014-03-14 Alstom Transport Sa Dispositif d'interconnexion electrique d'au moins un composant electronique avec une alimentation electrique comprenant des moyens de diminution d'une inductance de boucle entre des premiere et deuxieme bornes
US20140239428A1 (en) * 2013-02-28 2014-08-28 Infineon Technologies Ag Chip arrangement and a method for manufacturing a chip arrangement

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61204788A (ja) * 1985-03-08 1986-09-10 Dainippon Printing Co Ltd 携持用電子装置
FR2645680B1 (fr) * 1989-04-07 1994-04-29 Thomson Microelectronics Sa Sg Encapsulation de modules electroniques et procede de fabrication
DE3924439A1 (de) * 1989-07-24 1991-04-18 Edgar Schneider Traegerelement mit wenigstens einem integrierten schaltkreis, insbesondere zum einbau in chip-karten, sowie verfahren zur herstellung dieser traegerelemente

Also Published As

Publication number Publication date
CN1222253A (zh) 1999-07-07
ES2171948T3 (es) 2002-09-16
ATE212752T1 (de) 2002-02-15
EP0904602B1 (de) 2002-01-30
JP2000512045A (ja) 2000-09-12
DE59706247D1 (de) 2002-03-14
WO1997048133A1 (de) 1997-12-18
EP0904602A1 (de) 1999-03-31
IN192422B (enExample) 2004-04-24
JP3498800B2 (ja) 2004-02-16
RU2191446C2 (ru) 2002-10-20
CN1156002C (zh) 2004-06-30
BR9709717A (pt) 1999-08-10

Similar Documents

Publication Publication Date Title
NO20001741D0 (no) Chipskalering-kulegitteroppstilling for integrert kretssystem
ATE273564T1 (de) Lötballgitter in chipgrösse für integrierte schaltungspackung
TW200721421A (en) Semiconductor structure and method of assembly
FR2709020A1 (fr) Procédé d'interconnexion de pastilles semi-conductrices en trois dimensions, et composant en résultant.
WO2004100253A3 (de) Elektronisches bauteil, sowie systemträger und nutzen zur herstellung desselben
TW362271B (en) Capped copper electrical interconnects
TWI264756B (en) Semiconductor device
TW200733275A (en) Semiconductor device and method of manufacturing the same
ATE298314T1 (de) Wasserbehandlungsmethode
WO2003067657A3 (de) Halbleiterbauteil mit sensor- bzw. aktoroberfläche und verfahren zu seiner herstellung
EP0473796A4 (en) Semiconductor device having a plurality of chips
ATE537558T1 (de) Bearbeiten von substraten, insbesondere von halbleitersubstraten
DE59409460D1 (de) Kontaktstrukturierung für vertikale chipverbindungen
DE68911434D1 (de) Hermetische packung für integrierte schaltungschips.
DK1126946T3 (da) Fremgangsmåde til fremstilling af metalkompositmaterialer, der kan bearbejdes ved höje temperaturer
UA42106C2 (uk) Спосіб виготовлення несучого елемента для напівпровідникового чипа
DE69417211D1 (de) Planariezierungsverfahren für die Herstellung von integrierten Schaltkreisen, insbesondere für nichtflüssige Halbleiterspeicheranordnungen
SG60102A1 (en) Lead frame semiconductor package having the same and method for manufacturing the same
ES2160805T3 (es) Procedimiento y dispositivo para fabricar una unidad de transpondedor y la unidad de transpondedor.
WO2003103042A3 (de) Elektronisches bauteil mit äusseren flächenkontakten und verfahren zu seiner herstellung
KR910020860A (ko) 세라믹 패케이지를 갖는 반도체 장치
FR2811475B1 (fr) Procede de fabrication d'un composant electronique de puissance, et composant electronique de puissance ainsi obtenu
ATE197427T1 (de) Mehrlagiges material, insbesondere transferband
MY140980A (en) Semiconductor package
DE68915619D1 (de) Herstellungsverfahren von Halbleiteranordnungen, die mindestens eine reaktive ionische Ätzstufe enthalten.