JP3394480B2 - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JP3394480B2
JP3394480B2 JP30103599A JP30103599A JP3394480B2 JP 3394480 B2 JP3394480 B2 JP 3394480B2 JP 30103599 A JP30103599 A JP 30103599A JP 30103599 A JP30103599 A JP 30103599A JP 3394480 B2 JP3394480 B2 JP 3394480B2
Authority
JP
Japan
Prior art keywords
chip
wiring
insulating resin
semiconductor device
bump
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP30103599A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001118957A (ja
Inventor
直人 木村
Original Assignee
九州日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 九州日本電気株式会社 filed Critical 九州日本電気株式会社
Priority to JP30103599A priority Critical patent/JP3394480B2/ja
Priority to KR1020000061898A priority patent/KR100351699B1/ko
Publication of JP2001118957A publication Critical patent/JP2001118957A/ja
Application granted granted Critical
Publication of JP3394480B2 publication Critical patent/JP3394480B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding
JP30103599A 1999-10-22 1999-10-22 半導体装置 Expired - Fee Related JP3394480B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP30103599A JP3394480B2 (ja) 1999-10-22 1999-10-22 半導体装置
KR1020000061898A KR100351699B1 (ko) 1999-10-22 2000-10-20 Ｂｇａ형 반도체장치

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP30103599A JP3394480B2 (ja) 1999-10-22 1999-10-22 半導体装置

Publications (2)

Publication Number Publication Date
JP2001118957A JP2001118957A (ja) 2001-04-27
JP3394480B2 true JP3394480B2 (ja) 2003-04-07

Family

ID=17892079

Family Applications (1)

Application Number Title Priority Date Filing Date
JP30103599A Expired - Fee Related JP3394480B2 (ja) 1999-10-22 1999-10-22 半導体装置

Country Status (2)

Country Link
JP (1) JP3394480B2 (ko)
KR (1) KR100351699B1 (ko)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3386029B2 (ja) * 2000-02-09 2003-03-10 日本電気株式会社 フリップチップ型半導体装置及びその製造方法
JP2002313930A (ja) * 2001-04-11 2002-10-25 Matsushita Electric Ind Co Ltd 半導体装置およびその製造方法
JP4000815B2 (ja) * 2001-10-18 2007-10-31 松下電器産業株式会社 半導体装置
KR100825768B1 (ko) * 2001-10-26 2008-04-29 삼성전자주식회사 범프를 포함하는 반도체 소자 및 그 형성방법
JP3580803B2 (ja) 2002-08-09 2004-10-27 沖電気工業株式会社 半導体装置

Also Published As

Publication number Publication date
JP2001118957A (ja) 2001-04-27
KR100351699B1 (ko) 2002-09-11
KR20010070157A (ko) 2001-07-25

Similar Documents

Publication Publication Date Title
JP2755252B2 (ja) 半導体装置用パッケージ及び半導体装置
JP3530761B2 (ja) 半導体装置
JP3772066B2 (ja) 半導体装置
JP4774248B2 (ja) 半導体装置
JP2988075B2 (ja) 半導体装置
KR950704838A (ko) 영역 어레이 상호접속칩의 tab시험(tab testing of area array interconnected chips)
JP3999720B2 (ja) 半導体装置およびその製造方法
JPH09330934A (ja) 半導体装置及びその製造方法
JP2004056135A (ja) １つの金属層を備え折り返されたテープ領域アレイ・パッケージ
JP3394480B2 (ja) 半導体装置
JP2001160597A (ja) 半導体装置、配線基板及び半導体装置の製造方法
JP4185688B2 (ja) ウェハーレベルチップスケールパッケージ及びその製造方法
JP3957928B2 (ja) 半導体装置およびその製造方法
JPH11121477A (ja) 半導体装置およびその製造方法
JP3573894B2 (ja) 半導体装置及びその製造方法
JP4754105B2 (ja) 半導体装置およびその製造方法
JP4168494B2 (ja) 半導体装置の製造方法
JPH09246416A (ja) 半導体装置
JP2970595B2 (ja) Ｂｇａ型半導体装置
KR100417854B1 (ko) 칩크기 패키지 구조 및 그 제조방법
JP2841825B2 (ja) 混成集積回路
JPH07142631A (ja) 半導体装置およびその製造方法
JPS5999752A (ja) 混成集積回路装置
JP2836597B2 (ja) フィルムキャリアテープ及びこれを用いた半導体装置
JPH0992966A (ja) 配線基板

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20030107

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees