JP2680801B2 - 集積装置を製造するための半導体材料のウェハ、およびその製造方法 - Google Patents

集積装置を製造するための半導体材料のウェハ、およびその製造方法

Info

Publication number
JP2680801B2
JP2680801B2 JP7327021A JP32702195A JP2680801B2 JP 2680801 B2 JP2680801 B2 JP 2680801B2 JP 7327021 A JP7327021 A JP 7327021A JP 32702195 A JP32702195 A JP 32702195A JP 2680801 B2 JP2680801 B2 JP 2680801B2
Authority
JP
Japan
Prior art keywords
layer
silicon
wafer
insulating layer
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP7327021A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0927604A (ja
Inventor
ブルーノ・ムラーリ
フラーヴィオ・ヴィッラ
ウバルド・マストロマッテオ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Original Assignee
SGS Thomson Microelectronics SRL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SGS Thomson Microelectronics SRL filed Critical SGS Thomson Microelectronics SRL
Publication of JPH0927604A publication Critical patent/JPH0927604A/ja
Application granted granted Critical
Publication of JP2680801B2 publication Critical patent/JP2680801B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H10P90/1914—

Landscapes

  • Recrystallisation Techniques (AREA)
  • Element Separation (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
JP7327021A 1994-10-13 1995-12-15 集積装置を製造するための半導体材料のウェハ、およびその製造方法 Expired - Fee Related JP2680801B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
IT94TO000818A IT1268123B1 (it) 1994-10-13 1994-10-13 Fetta di materiale semiconduttore per la fabbricazione di dispositivi integrati e procedimento per la sua fabbricazione.
EP94830577.6 1994-12-15

Publications (2)

Publication Number Publication Date
JPH0927604A JPH0927604A (ja) 1997-01-28
JP2680801B2 true JP2680801B2 (ja) 1997-11-19

Family

ID=11412833

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7327021A Expired - Fee Related JP2680801B2 (ja) 1994-10-13 1995-12-15 集積装置を製造するための半導体材料のウェハ、およびその製造方法

Country Status (4)

Country Link
US (1) US5855693A (index.php)
EP (1) EP0707338A2 (index.php)
JP (1) JP2680801B2 (index.php)
IT (1) IT1268123B1 (index.php)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0720223B1 (en) * 1994-12-30 2003-03-26 STMicroelectronics S.r.l. Process for the production of a semiconductor device having better interface adhesion between dielectric layers
US6045625A (en) * 1996-12-06 2000-04-04 Texas Instruments Incorporated Buried oxide with a thermal expansion matching layer for SOI
FR2767605B1 (fr) * 1997-08-25 2001-05-11 Gec Alsthom Transport Sa Circuit integre de puissance, procede de fabrication d'un tel circuit et convertisseur incluant un tel circuit
US6194290B1 (en) * 1998-03-09 2001-02-27 Intersil Corporation Methods for making semiconductor devices by low temperature direct bonding
US20020089016A1 (en) 1998-07-10 2002-07-11 Jean-Pierre Joly Thin layer semi-conductor structure comprising a heat distribution layer
FR2781082B1 (fr) * 1998-07-10 2002-09-20 Commissariat Energie Atomique Structure semiconductrice en couche mince comportant une couche de repartition de chaleur
US6320206B1 (en) * 1999-02-05 2001-11-20 Lumileds Lighting, U.S., Llc Light emitting devices having wafer bonded aluminum gallium indium nitride structures and mirror stacks
US6984571B1 (en) 1999-10-01 2006-01-10 Ziptronix, Inc. Three dimensional device integration method and integrated device
US6500694B1 (en) * 2000-03-22 2002-12-31 Ziptronix, Inc. Three dimensional device integration method and integrated device
US6166411A (en) * 1999-10-25 2000-12-26 Advanced Micro Devices, Inc. Heat removal from SOI devices by using metal substrates
US6552395B1 (en) * 2000-01-03 2003-04-22 Advanced Micro Devices, Inc. Higher thermal conductivity glass for SOI heat removal
US6476446B2 (en) 2000-01-03 2002-11-05 Advanced Micro Devices, Inc. Heat removal by removal of buried oxide in isolation areas
US6613643B1 (en) 2000-01-28 2003-09-02 Advanced Micro Devices, Inc. Structure, and a method of realizing, for efficient heat removal on SOI
US6635552B1 (en) 2000-06-12 2003-10-21 Micron Technology, Inc. Methods of forming semiconductor constructions
US6573126B2 (en) * 2000-08-16 2003-06-03 Massachusetts Institute Of Technology Process for producing semiconductor article using graded epitaxial growth
US6429070B1 (en) 2000-08-30 2002-08-06 Micron Technology, Inc. DRAM cell constructions, and methods of forming DRAM cells
WO2002082514A1 (en) * 2001-04-04 2002-10-17 Massachusetts Institute Of Technology A method for semiconductor device fabrication
US6717212B2 (en) * 2001-06-12 2004-04-06 Advanced Micro Devices, Inc. Leaky, thermally conductive insulator material (LTCIM) in semiconductor-on-insulator (SOI) structure
US6995430B2 (en) * 2002-06-07 2006-02-07 Amberwave Systems Corporation Strained-semiconductor-on-insulator device structures
US7074623B2 (en) * 2002-06-07 2006-07-11 Amberwave Systems Corporation Methods of forming strained-semiconductor-on-insulator finFET device structures
US20030227057A1 (en) * 2002-06-07 2003-12-11 Lochtefeld Anthony J. Strained-semiconductor-on-insulator device structures
US7608927B2 (en) * 2002-08-29 2009-10-27 Micron Technology, Inc. Localized biasing for silicon on insulator structures
FR2851079B1 (fr) * 2003-02-12 2005-08-26 Soitec Silicon On Insulator Structure semi-conductrice sur substrat a forte rugosite
US6989314B2 (en) * 2003-02-12 2006-01-24 S.O.I.Tec Silicon On Insulator Technologies S.A. Semiconductor structure and method of making same
US7109092B2 (en) 2003-05-19 2006-09-19 Ziptronix, Inc. Method of room temperature covalent bonding
DE10326578B4 (de) * 2003-06-12 2006-01-19 Siltronic Ag Verfahren zur Herstellung einer SOI-Scheibe
DE102004053016A1 (de) * 2004-11-03 2006-05-04 Atmel Germany Gmbh Halbleiteranordnung und Verfahren zur Herstellung einer Halbleiteranordnung
JP2006173349A (ja) * 2004-12-15 2006-06-29 Sony Corp 固体撮像素子の製造方法及び固体撮像素子
JP2007012897A (ja) * 2005-06-30 2007-01-18 Nec Electronics Corp 半導体装置およびその製造方法
CN101548369B (zh) * 2006-12-26 2012-07-18 硅绝缘体技术有限公司 制造绝缘体上半导体结构的方法
US7781256B2 (en) * 2007-05-31 2010-08-24 Chien-Min Sung Semiconductor-on-diamond devices and associated methods
US9390974B2 (en) 2012-12-21 2016-07-12 Qualcomm Incorporated Back-to-back stacked integrated circuit assembly and method of making
US9466719B2 (en) 2009-07-15 2016-10-11 Qualcomm Incorporated Semiconductor-on-insulator with back side strain topology
CN102576692B (zh) * 2009-07-15 2014-11-26 斯兰纳半导体美国股份有限公司 具有背侧体区连接的绝缘体上半导体
GB2483702A (en) * 2010-09-17 2012-03-21 Ge Aviat Systems Ltd Method for the manufacture of a Silicon Carbide, Silicon Oxide interface having reduced interfacial carbon gettering
FR2967812B1 (fr) * 2010-11-19 2016-06-10 S O I Tec Silicon On Insulator Tech Dispositif electronique pour applications radiofrequence ou de puissance et procede de fabrication d'un tel dispositif
KR20140118984A (ko) * 2011-11-04 2014-10-08 더 실라나 그룹 피티와이 리미티드 실리콘-온-인슐레이터 물품 제조방법
WO2013067572A1 (en) * 2011-11-07 2013-05-16 The Silanna Group Pty Ltd A semiconductor-on-insulator structure and process for producing same
JP5928481B2 (ja) 2011-12-22 2016-06-01 信越化学工業株式会社 複合基板
US8741739B2 (en) 2012-01-03 2014-06-03 International Business Machines Corporation High resistivity silicon-on-insulator substrate and method of forming
US9231063B2 (en) 2014-02-24 2016-01-05 International Business Machines Corporation Boron rich nitride cap for total ionizing dose mitigation in SOI devices
WO2016006663A1 (ja) * 2014-07-10 2016-01-14 株式会社豊田自動織機 半導体基板および半導体基板の製造方法
WO2016132089A1 (en) * 2015-02-18 2016-08-25 The University Of Warwick Power semiconductor device
FR3079662B1 (fr) * 2018-03-30 2020-02-28 Soitec Substrat pour applications radiofrequences et procede de fabrication associe
WO2022094587A1 (en) 2020-10-29 2022-05-05 Invensas Bonding Technologies, Inc. Direct bonding methods and structures

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0665210B2 (ja) * 1985-04-17 1994-08-22 日本電気株式会社 基板の製造方法
SE465492B (sv) * 1990-01-24 1991-09-16 Asea Brown Boveri Halvledarkomponent innehaallande ett diamantskikt som aer anordnat mellan ett substrat och ett aktivt skikt och foerfarande foer dess framstaellning
WO1993001617A1 (en) * 1991-07-08 1993-01-21 Asea Brown Boveri Ab Method for the manufacture of a semiconductor component
US5276338A (en) * 1992-05-15 1994-01-04 International Business Machines Corporation Bonded wafer structure having a buried insulation layer
US5413952A (en) * 1994-02-02 1995-05-09 Motorola, Inc. Direct wafer bonded structure method of making

Also Published As

Publication number Publication date
ITTO940818A0 (it) 1994-10-13
ITTO940818A1 (it) 1996-04-13
EP0707338A2 (en) 1996-04-17
JPH0927604A (ja) 1997-01-28
IT1268123B1 (it) 1997-02-20
EP0707338A3 (index.php) 1996-05-15
US5855693A (en) 1999-01-05

Similar Documents

Publication Publication Date Title
JP2680801B2 (ja) 集積装置を製造するための半導体材料のウェハ、およびその製造方法
KR900003830B1 (ko) 실리콘판 또는 이산화실리콘판의 접착방법
JP2685819B2 (ja) 誘電体分離半導体基板とその製造方法
US4983538A (en) Method for fabricating a silicon carbide substrate
US20070278574A1 (en) Compound semiconductor-on-silicon wafer with a thermally soft insulator
US6171931B1 (en) Wafer of semiconductor material for fabricating integrated devices, and process for its fabrication
US5526768A (en) Method for providing a silicon and diamond substrate having a carbon to silicon transition layer and apparatus thereof
JPH07263541A (ja) 誘電体分離基板およびその製造方法
EP0674806B1 (en) Silicon on diamond circuit structure and method of making same
JPH04333266A (ja) 被覆または積層ダイヤモンド基板及びその仕上方法
JP2961522B2 (ja) 半導体電子素子用基板およびその製造方法
JPH07142570A (ja) 複合半導体基板及びその製造方法
JPH06275525A (ja) Ｓｏｉ基板及びその製造方法
JPH0613593A (ja) 半導体基板
JPH07245279A (ja) シリコン半導体素子製造用基板の製造方法
JPH10223870A (ja) 半導体装置製造用ウェーハ
JPH01302740A (ja) 誘電体分離半導体基板およびその製造方法
JPS60149146A (ja) 半導体装置の製造方法
US10600635B2 (en) Method and apparatus for a semiconductor-on-higher thermal conductive multi-layer composite wafer
JP3474926B2 (ja) 半導体集積回路及びその製造方法
EP4439630A1 (en) Polycrystalline silicon carbide substrate and method of manufacturing the same
JPS61144037A (ja) 半導体装置およびその製造方法
JPH05160087A (ja) 半導体基板の製造方法
EP0202718A2 (en) A method of producing a semiconductor device comprising a monocrystalline silicon layer on a substrate
JPS5918654A (ja) 誘電体分離基板の製造方法

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees