JP2017502444A5 - - Google Patents

Download PDF

Info

Publication number
JP2017502444A5
JP2017502444A5 JP2016536215A JP2016536215A JP2017502444A5 JP 2017502444 A5 JP2017502444 A5 JP 2017502444A5 JP 2016536215 A JP2016536215 A JP 2016536215A JP 2016536215 A JP2016536215 A JP 2016536215A JP 2017502444 A5 JP2017502444 A5 JP 2017502444A5
Authority
JP
Japan
Prior art keywords
array
memory
standard
interface
logic circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016536215A
Other languages
English (en)
Japanese (ja)
Other versions
JP6670749B2 (ja
JP2017502444A (ja
Filing date
Publication date
Priority claimed from US14/094,595 external-priority patent/US20150155039A1/en
Application filed filed Critical
Publication of JP2017502444A publication Critical patent/JP2017502444A/ja
Publication of JP2017502444A5 publication Critical patent/JP2017502444A5/ja
Application granted granted Critical
Publication of JP6670749B2 publication Critical patent/JP6670749B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2016536215A 2013-12-02 2014-11-06 構成可能なピンを備える三次元フラッシュｎｏｒメモリシステム Active JP6670749B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/094,595 US20150155039A1 (en) 2013-12-02 2013-12-02 Three-Dimensional Flash NOR Memory System With Configurable Pins
US14/094,595 2013-12-02
PCT/US2014/064381 WO2015084534A1 (en) 2013-12-02 2014-11-06 Three-dimensional flash nor memory system with configurable pins

Publications (3)

Publication Number Publication Date
JP2017502444A JP2017502444A (ja) 2017-01-19
JP2017502444A5 true JP2017502444A5 (enExample) 2017-09-28
JP6670749B2 JP6670749B2 (ja) 2020-03-25

Family

ID=52001074

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016536215A Active JP6670749B2 (ja) 2013-12-02 2014-11-06 構成可能なピンを備える三次元フラッシュｎｏｒメモリシステム

Country Status (7)

Country Link
US (2) US20150155039A1 (enExample)
EP (1) EP3078028A1 (enExample)
JP (1) JP6670749B2 (enExample)
KR (1) KR101931419B1 (enExample)
CN (1) CN105793928B (enExample)
TW (1) TWI550926B (enExample)
WO (1) WO2015084534A1 (enExample)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9361995B1 (en) 2015-01-21 2016-06-07 Silicon Storage Technology, Inc. Flash memory system using complementary voltage supplies
KR102290020B1 (ko) * 2015-06-05 2021-08-19 삼성전자주식회사 스택드 칩 구조에서 소프트 데이터 페일 분석 및 구제 기능을 제공하는 반도체 메모리 장치
KR20170030307A (ko) * 2015-09-09 2017-03-17 삼성전자주식회사 분리 배치된 커패시터를 갖는 메모리 장치
WO2017111838A1 (en) * 2015-12-26 2017-06-29 Intel Corporation Vertically embedded passive components
WO2017136305A1 (en) * 2016-02-01 2017-08-10 Octavo Systems Llc Systems and methods for manufacturing electronic devices
US10089568B2 (en) 2016-06-01 2018-10-02 CPI Card Group—Colorado, Inc. IC chip card with integrated biometric sensor pads
US10446200B2 (en) * 2018-03-19 2019-10-15 Micron Technology, Inc. Memory device with configurable input/output interface
US10580491B2 (en) * 2018-03-23 2020-03-03 Silicon Storage Technology, Inc. System and method for managing peak power demand and noise in non-volatile memory array
US10923462B2 (en) 2018-05-01 2021-02-16 Western Digital Technologies, Inc. Bifurcated memory die module semiconductor device
US10522489B1 (en) 2018-06-28 2019-12-31 Western Digital Technologies, Inc. Manufacturing process for separating logic and memory array
US10579425B1 (en) * 2018-10-04 2020-03-03 International Business Machines Corporation Power aware scheduling of requests in 3D chip stack
US11222884B2 (en) * 2018-11-28 2022-01-11 Taiwan Semiconductor Manufacturing Co., Ltd. Layout design methodology for stacked devices
JP2021048230A (ja) 2019-09-18 2021-03-25 キオクシア株式会社 半導体記憶装置
US11239203B2 (en) * 2019-11-01 2022-02-01 Xilinx, Inc. Multi-chip stacked devices
WO2021094844A1 (ja) 2019-11-11 2021-05-20 株式会社半導体エネルギー研究所 情報処理装置、および情報処理装置の動作方法
US12475948B2 (en) 2019-11-22 2025-11-18 Semiconductor Energy Laboratory Co., Ltd. Computer system using 3D OS NAND
US11435811B2 (en) 2019-12-09 2022-09-06 Micron Technology, Inc. Memory device sensors
US11726721B2 (en) 2020-09-09 2023-08-15 Samsung Electronics Co., Ltd. Memory device for adjusting delay on data clock path, memory system including the memory device, and operating method of the memory system
KR102837298B1 (ko) 2020-12-22 2025-07-23 삼성전자주식회사 반도체 패키지 및 그 제조 방법
CN112752097B (zh) * 2020-12-30 2023-05-26 长春长光辰芯微电子股份有限公司 一种cmos图像传感器的测试方法和系统
US11856114B2 (en) * 2021-02-12 2023-12-26 Taiwan Semiconductor Manufacturing Co., Ltd. Device signature based on trim and redundancy information
US11557572B2 (en) * 2021-05-13 2023-01-17 Nanya Technology Corporation Semiconductor device with stacked dies and method for fabricating the same
US12210777B2 (en) 2022-09-05 2025-01-28 Samsung Electronics Co., Ltd. Memory device, operating method of the memory device, and memory system including the same
US12100468B2 (en) * 2022-09-06 2024-09-24 Micron Technology, Inc. Standalone mode
US20240389363A1 (en) * 2023-05-16 2024-11-21 Taiwan Semiconductor Manufacturing Company, Ltd. Package structure and method for forming the same

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6085500A (ja) * 1983-10-18 1985-05-14 Fujitsu Ltd 高集積回路素子内蔵メモリの試験方式
US5619461A (en) * 1995-07-28 1997-04-08 Micron Quantum Devices, Inc. Memory system having internal state monitoring circuit
JP3710931B2 (ja) * 1998-03-26 2005-10-26 三洋電機株式会社 マイクロコンピュータ
US6651196B1 (en) * 1999-02-16 2003-11-18 Fujitsu Limited Semiconductor device having test mode entry circuit
WO2001059571A2 (en) * 2000-02-11 2001-08-16 Advanced Micro Devices, Inc. Command-driven test modes
ITVA20010034A1 (it) * 2001-10-12 2003-04-12 St Microelectronics Srl Dispositivo di memoria non volatile a doppia modalita' di funzionamento parallela e seriale con protocollo di comunicazione selezionabile.
KR100462877B1 (ko) * 2002-02-04 2004-12-17 삼성전자주식회사 반도체 메모리 장치, 및 이 장치의 불량 셀 어드레스프로그램 회로 및 방법
US6788595B2 (en) 2002-08-05 2004-09-07 Silicon Storage Technology, Inc. Embedded recall apparatus and method in nonvolatile memory
EP1424635B1 (en) * 2002-11-28 2008-10-29 STMicroelectronics S.r.l. Non volatile memory device architecture, for instance a flash kind, having a serial communication interface
CN1523367A (zh) * 2003-02-17 2004-08-25 上海华园微电子技术有限公司 一种测试电可擦除电可编程存储器的性能及其故障的方法
US7233024B2 (en) * 2003-03-31 2007-06-19 Sandisk 3D Llc Three-dimensional memory device incorporating segmented bit line memory array
EP1480224A1 (en) * 2003-05-22 2004-11-24 STMicroelectronics S.r.l. A semiconductor memory with a multiprotocol serial communication interface
US7558900B2 (en) * 2004-09-27 2009-07-07 Winbound Electronics Corporation Serial flash semiconductor memory
JP4565966B2 (ja) * 2004-10-29 2010-10-20 三洋電機株式会社 メモリ素子
US7652922B2 (en) * 2005-09-30 2010-01-26 Mosaid Technologies Incorporated Multiple independent serial link memory
KR20080026725A (ko) * 2006-09-21 2008-03-26 주식회사 하이닉스반도체 반도체 메모리 장치의 내부신호 모니터장치 및 모니터방법
US7613049B2 (en) * 2007-01-08 2009-11-03 Macronix International Co., Ltd Method and system for a serial peripheral interface
US20090039410A1 (en) 2007-08-06 2009-02-12 Xian Liu Split Gate Non-Volatile Flash Memory Cell Having A Floating Gate, Control Gate, Select Gate And An Erase Gate With An Overhang Over The Floating Gate, Array And Method Of Manufacturing
JP4510072B2 (ja) 2007-12-20 2010-07-21 力晶半導体股▲ふん▼有限公司 不揮発性半導体記憶装置とその書き込み方法
US8341330B2 (en) * 2008-01-07 2012-12-25 Macronix International Co., Ltd. Method and system for enhanced read performance in serial peripheral interface
US8289760B2 (en) * 2008-07-02 2012-10-16 Micron Technology, Inc. Multi-mode memory device and method having stacked memory dice, a logic die and a command processing circuit and operating in direct and indirect modes
KR20100004770A (ko) * 2008-07-04 2010-01-13 삼성전자주식회사 메모리 반도체 장치
US8250287B1 (en) * 2008-12-31 2012-08-21 Micron Technology, Inc. Enhanced throughput for serial flash memory, including streaming mode operations
US7894230B2 (en) * 2009-02-24 2011-02-22 Mosaid Technologies Incorporated Stacked semiconductor devices including a master device
US8018752B2 (en) * 2009-03-23 2011-09-13 Micron Technology, Inc. Configurable bandwidth memory devices and methods
US8378715B2 (en) * 2009-04-14 2013-02-19 Monolithic 3D Inc. Method to construct systems
US8604593B2 (en) * 2009-10-19 2013-12-10 Mosaid Technologies Incorporated Reconfiguring through silicon vias in stacked multi-die packages
US9219023B2 (en) * 2010-01-19 2015-12-22 Globalfoundries Inc. 3D chip stack having encapsulated chip-in-chip
KR101710658B1 (ko) * 2010-06-18 2017-02-27 삼성전자 주식회사 관통 전극을 갖는 3차원 적층 구조의 반도체 장치 및 그 반도체 장치의 시그널링 방법
US20120043664A1 (en) * 2010-08-23 2012-02-23 International Business Machines Corporation Implementing multiple different types of dies for memory stacking
US9063849B2 (en) * 2010-09-17 2015-06-23 Aplus Flash Technology, Inc. Different types of memory integrated in one chip by using a novel protocol
KR20120056018A (ko) * 2010-11-24 2012-06-01 삼성전자주식회사 범프들과 테스트 패드들이 십자 모양으로 배열되는 반도체 장치
WO2012109185A2 (en) * 2011-02-09 2012-08-16 Rambus Inc. Offsetting clock package pins in a clamshell topology to improve signal integrity
KR101184803B1 (ko) 2011-06-09 2012-09-20 에스케이하이닉스 주식회사 반도체 장치 및 이의 프로그램 방법
US8780600B2 (en) * 2011-12-07 2014-07-15 Apple Inc. Systems and methods for stacked semiconductor memory devices
JP2013134794A (ja) * 2011-12-26 2013-07-08 Elpida Memory Inc 半導体装置
US9172241B2 (en) * 2012-03-30 2015-10-27 Nvidia Corporation Electrostatic discharge protection circuit having high allowable power-up slew rate
US9472284B2 (en) * 2012-11-19 2016-10-18 Silicon Storage Technology, Inc. Three-dimensional flash memory system

Similar Documents

Publication Publication Date Title
JP2017502444A5 (enExample)
TWI600023B (zh) 堆疊記憶體之邊界掃瞄鏈
EP4432354A3 (en) Memory system having combined high density, low bandwidth and low density, high bandwidth memories
JP2013128190A5 (enExample)
TWI469265B (zh) 記憶體裝置、備有堆疊式記憶體裝置之系統、以及記憶體晶粒元件
CN104331133B (zh) 一种硬盘背板和硬盘存储系统
JP2016537619A5 (enExample)
JP2014158250A5 (enExample)
US9336857B2 (en) Semiconductor memory device including stacked memory chips
WO2015048341A3 (en) Appliction specific integrated circuit with column-row-parallel architecture for ultrasonic imaging
WO2014080872A3 (ja) 再構成可能な半導体装置の論理構成方法
CN107430566A (zh) 直接存储器访问描述符处理
WO2019079083A3 (en) Multi-processor core device with mbist
DE102023110723A1 (de) Randomisierung von gezielten auffrischungsverwaltungs(directed refresh management - drfm)-pseudo-zielzeilenauffrischungs(pseudo target row refresh - pttr)-befehlen
US20130311696A1 (en) Storage processor for efficient scaling of solid state storage
JP2016537720A5 (enExample)
JP2016167808A5 (enExample)
KR20160041535A (ko) 신호를 전송하는데 있어 피크 전류를 감소시키는 반도체 장치 및 시스템
EP2500827A3 (en) Memory controller address and data pin multiplexing
WO2016073178A3 (en) Shared repair register for memory redundancy
US9588929B2 (en) PCI-E standard selection setting system and microserver
US10311923B2 (en) Input circuit of three-dimensional semiconductor apparatus capable of enabling testing and direct access
CN105679732B (zh) 具有穿通通孔和金属层的电连接的半导体装置及层叠方法
US9466555B2 (en) Semiconductor chip and stack type semiconductor apparatus using the same
JP2010257134A5 (ja) 半導体データ処理装置