JP2016219802A - 薄膜トランジスタ及びそれを含む表示装置のバックプレーン基板 - Google Patents
薄膜トランジスタ及びそれを含む表示装置のバックプレーン基板 Download PDFInfo
- Publication number
- JP2016219802A JP2016219802A JP2016097712A JP2016097712A JP2016219802A JP 2016219802 A JP2016219802 A JP 2016219802A JP 2016097712 A JP2016097712 A JP 2016097712A JP 2016097712 A JP2016097712 A JP 2016097712A JP 2016219802 A JP2016219802 A JP 2016219802A
- Authority
- JP
- Japan
- Prior art keywords
- gate electrode
- inclined portion
- substrate
- film transistor
- display device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 66
- 239000010409 thin film Substances 0.000 title claims abstract description 65
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 37
- 239000010410 layer Substances 0.000 claims description 106
- 239000010408 film Substances 0.000 claims description 66
- 239000004973 liquid crystal related substance Substances 0.000 claims description 6
- 239000011159 matrix material Substances 0.000 claims description 4
- 238000002425 crystallisation Methods 0.000 abstract description 15
- 230000008025 crystallization Effects 0.000 abstract description 15
- 229920005591 polysilicon Polymers 0.000 abstract 1
- 238000000034 method Methods 0.000 description 49
- 238000005530 etching Methods 0.000 description 28
- 239000002184 metal Substances 0.000 description 21
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 12
- 229910052710 silicon Inorganic materials 0.000 description 12
- 239000010703 silicon Substances 0.000 description 12
- 229910021417 amorphous silicon Inorganic materials 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 10
- 238000001878 scanning electron micrograph Methods 0.000 description 10
- 238000001816 cooling Methods 0.000 description 8
- 238000001312 dry etching Methods 0.000 description 8
- 238000004380 ashing Methods 0.000 description 6
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 6
- 238000005499 laser crystallization Methods 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 229910052760 oxygen Inorganic materials 0.000 description 6
- 239000001301 oxygen Substances 0.000 description 6
- 239000011229 interlayer Substances 0.000 description 5
- 238000005054 agglomeration Methods 0.000 description 4
- 230000002776 aggregation Effects 0.000 description 4
- 239000012467 final product Substances 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 239000002356 single layer Substances 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 235000010599 Verbascum thapsus Nutrition 0.000 description 2
- 244000178289 Verbascum thapsus Species 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 229910001092 metal group alloy Inorganic materials 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 238000000137 annealing Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000008034 disappearance Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 230000005484 gravity Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000012827 research and development Methods 0.000 description 1
- 238000009751 slip forming Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
- H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
- H01L27/1285—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor using control of the annealing or irradiation parameters, e.g. using different scanning direction or intensity for different transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78678—Polycrystalline or microcrystalline silicon transistor with inverted-type structure, e.g. with bottom gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Nonlinear Science (AREA)
- Thin Film Transistor (AREA)
- Mathematical Physics (AREA)
- Optics & Photonics (AREA)
- Electroluminescent Light Sources (AREA)
- Geometry (AREA)
Abstract
【解決手段】本発明の薄膜トランジスタは、基板と、基板上に設けられ、平坦部及び平坦部の側部に傾斜部を有し、傾斜部の横幅(a)と高さ(h)との比(h/a)が1.192以下であるゲート電極と、基板上に配置され、ゲート電極を覆うゲート絶縁膜と、ゲート絶縁膜上に設けられ、ゲート電極の上方に位置する多結晶シリコンのアクティブ層と、アクティブ層の両端に接続されたソース電極及びドレイン電極とを含む。
【選択図】図7
Description
図5Aは、本発明の第1実施例に係る薄膜トランジスタのシリコン層を形成した直後の状態を示す平面図である。図5Bは、図5Aの平面図のI−I’線に沿った断面図である。図6は、本発明の第1実施例に係る薄膜トランジスタのシリコン層のレーザー結晶化後の状態を示す断面図(図5AのI−I’線に沿った断面図)である。図7は、本発明の第1実施例に係る薄膜トランジスタを示す断面図(図5AのI−I’線に沿った断面図)である。
図10Aは、本発明の第2実施例に係る薄膜トランジスタのシリコン層を形成した直後の状態を示す平面図である。図10Bは、図10Aの平面図のII−II’線に沿った断面図である。図11は、本発明の第2実施例に係る薄膜トランジスタのシリコン層のレーザー結晶化後の状態を示す断面図(II−II’線に沿った断面図)である。図12は、本発明の第2実施例に係る薄膜トランジスタを示す断面図(II−II’線に沿った断面図)である。
210,310 ゲート電極
210a,310a 平坦部
210b,310b 傾斜部
220,320 ゲート絶縁膜
2300,3300 非晶質シリコン
230,330 アクティブ層
240,340 層間絶縁膜
250,350 ソース電極
260,360 ドレイン電極
Claims (19)
- 基板と、
前記基板上に設けられ、平坦部及び前記平坦部の側部に傾斜部を有し、前記傾斜部の横幅(a)と高さ(h)との比(h/a)が1.192以下であるゲート電極と、
前記基板上に配置され、前記ゲート電極を覆うゲート絶縁膜と、
前記ゲート絶縁膜上に設けられ、前記ゲート電極の上方に位置する多結晶シリコンのアクティブ層と、
前記アクティブ層の両端に接続されたソース電極及びドレイン電極と
を含む、薄膜トランジスタ。 - 前記傾斜部の傾斜面の前記基板の面に対する角度は2°〜50°の範囲である、請求項1に記載の薄膜トランジスタ。
- 前記ゲート電極の前記平坦部の厚さは、前記傾斜部の高さ(h)と実質的に等しく、少なくとも1000Åである、請求項1又は2に記載の薄膜トランジスタ。
- 前記ゲート絶縁膜及び前記アクティブ層は、前記ゲート電極の前記平坦部及び前記傾斜部を覆うように形成されている、請求項1乃至3のいずれか1項に記載の薄膜トランジスタ。
- 前記傾斜部は、前記基板に隣接して設けられ、前記基板の面に対して第1角度をなす傾斜面を有する第1傾斜部と、前記第1傾斜部の上に設けられ、前記基板の面に対して第2角度をなす傾斜面を有する第2傾斜部とを含む、請求項1乃至4のいずれか1項に記載の薄膜トランジスタ。
- 前記第1角度は前記第2角度よりも大きい、請求項5に記載の薄膜トランジスタ。
- 前記第1傾斜部は、前記ゲート電極の前記平坦部の厚さの1/2以下である、請求項6に記載の薄膜トランジスタ。
- 前記第2角度は2°〜50°の範囲である、請求項7に記載の薄膜トランジスタ。
- マトリクス状に区分された複数の画素を有する基板を有し、
前記複数の画素のうちの少なくとも一つは、
前記基板上に設けられ、平坦部及び前記平坦部の側部に傾斜部を有し、前記傾斜部の横幅(a)と高さ(h)との比(h/a)が1.192以下であるゲート電極と、
前記基板上に配置され、前記ゲート電極を覆うゲート絶縁膜と、
前記ゲート絶縁膜上に設けられ、前記ゲート電極の上方に位置する多結晶シリコンのアクティブ層と、
前記アクティブ層の両端に接続されたソース電極及びドレイン電極と、を含む、
表示装置のバックプレーン基板。 - 前記傾斜部の傾斜面の前記基板の面に対する角度は2°〜50°の範囲である、請求項9に記載のバックプレーン基板。
- 前記ゲート電極の前記平坦部の厚さは、前記傾斜部の高さ(h)と実質的に等しく、少なくとも1000Åである、請求項9又は10に記載のバックプレーン基板。
- 前記ゲート絶縁膜及び前記アクティブ層は、前記ゲート電極の前記平坦部及び前記傾斜部を覆うように形成されている、請求項9乃至11のいずれか1項に記載のバックプレーン基板。
- 前記傾斜部は、前記基板に隣接して設けられ、前記基板の面に対して第1角度をなす傾斜面を有する第1傾斜部と、前記第1傾斜部の上に設けられ、前記基板の面に対して第2角度をなす傾斜面を有する第2傾斜部とを含む、請求項9乃至12のいずれか1項に記載のバックプレーン基板。
- 前記第1角度は前記第2角度よりも大きい、請求項13に記載のバックプレーン基板。
- 前記第1傾斜部は、前記ゲート電極の前記平坦部の厚さの1/2以下である、請求項14に記載のバックプレーン基板。
- 前記第2角度は2°〜50°の範囲である、請求項15に記載のバックプレーン基板。
- 請求項9乃至15のいずれか1項に記載のバックプレーン基板を備え、液晶表示装置又は有機発光表示装置である、表示装置。
- 前記表示装置は、液晶表示装置であり、前記画素は、前記ドレイン電極に接続された画素電極を更に有する、請求項17に記載の表示装置。
- 前記表示装置は、有機発光表示装置であり、前記画素は、有機発光ダイオードを有し、前記ドレイン電極は、前記有機発光ダイオードの第1の電極を構成する、請求項17に記載の表示装置。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2015-0067321 | 2015-05-14 | ||
KR1020150067321A KR102430573B1 (ko) | 2015-05-14 | 2015-05-14 | 박막 트랜지스터 및 이를 포함한 백플레인 기판 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2016219802A true JP2016219802A (ja) | 2016-12-22 |
JP6416822B2 JP6416822B2 (ja) | 2018-10-31 |
Family
ID=57277832
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016097712A Active JP6416822B2 (ja) | 2015-05-14 | 2016-05-16 | 薄膜トランジスタ及びそれを含む表示装置のバックプレーン基板 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10636888B2 (ja) |
JP (1) | JP6416822B2 (ja) |
KR (1) | KR102430573B1 (ja) |
CN (1) | CN106158977A (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI646691B (zh) * | 2017-11-22 | 2019-01-01 | 友達光電股份有限公司 | 主動元件基板及其製造方法 |
CN109244081B (zh) * | 2018-08-30 | 2021-06-22 | 武汉华星光电半导体显示技术有限公司 | 阵列基板及显示面板 |
KR102598061B1 (ko) * | 2018-09-03 | 2023-11-03 | 삼성디스플레이 주식회사 | 유기 발광 표시 장치 및 그 제조 방법 |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0933949A (ja) * | 1995-07-24 | 1997-02-07 | Hitachi Ltd | 液晶表示装置及びその製造方法 |
JPH0964366A (ja) * | 1995-08-23 | 1997-03-07 | Toshiba Corp | 薄膜トランジスタ |
JPH10229197A (ja) * | 1997-02-17 | 1998-08-25 | Sanyo Electric Co Ltd | 薄膜トランジスタ、薄膜トランジスタの製造方法 |
JPH10240150A (ja) * | 1997-02-26 | 1998-09-11 | Samsung Electron Co Ltd | 配線用組成物、この組成物を用いた金属配線およびその製造方法、この配線を用いた表示装置およびその製造方法 |
JPH10319441A (ja) * | 1997-03-14 | 1998-12-04 | Fujitsu Ltd | 薄膜装置の製造方法及び薄膜装置 |
JPH11111997A (ja) * | 1997-10-06 | 1999-04-23 | Sanyo Electric Co Ltd | 薄膜トランジスタ |
JP2000340801A (ja) * | 1999-03-23 | 2000-12-08 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
JP2001068680A (ja) * | 1999-04-06 | 2001-03-16 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
JP2004031409A (ja) * | 2002-06-21 | 2004-01-29 | Sanyo Electric Co Ltd | 薄膜トランジスタの製造方法 |
JP2007294672A (ja) * | 2006-04-25 | 2007-11-08 | Mitsubishi Electric Corp | 配線基板、表示装置及びそれらの製造方法 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6909114B1 (en) * | 1998-11-17 | 2005-06-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having LDD regions |
US6365917B1 (en) | 1998-11-25 | 2002-04-02 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
JP2001035808A (ja) * | 1999-07-22 | 2001-02-09 | Semiconductor Energy Lab Co Ltd | 配線およびその作製方法、この配線を備えた半導体装置、ドライエッチング方法 |
TW490713B (en) * | 1999-07-22 | 2002-06-11 | Semiconductor Energy Lab | Semiconductor device and manufacturing method thereof |
TWI306311B (en) | 2002-06-21 | 2009-02-11 | Sanyo Electric Co | Thin film transistor and method for producing thin film transistor |
KR100543001B1 (ko) | 2003-09-03 | 2006-01-20 | 삼성에스디아이 주식회사 | 박막 트랜지스터 및 액티브 매트릭스 평판 표시 장치 |
KR101087398B1 (ko) * | 2004-06-30 | 2011-11-25 | 엘지디스플레이 주식회사 | 액정표시장치의 패드 구조 및 그 제조방법 |
TWI574423B (zh) | 2008-11-07 | 2017-03-11 | 半導體能源研究所股份有限公司 | 半導體裝置和其製造方法 |
KR101570347B1 (ko) * | 2008-11-25 | 2015-11-20 | 삼성디스플레이 주식회사 | 박막 트랜지스터 표시판 및 그 제조 방법 |
IN2012DN05057A (ja) | 2009-12-28 | 2015-10-09 | Semiconductor Energy Lab | |
WO2012102314A1 (en) * | 2011-01-28 | 2012-08-02 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device and semiconductor device |
KR20130017034A (ko) * | 2011-08-09 | 2013-02-19 | 엘지디스플레이 주식회사 | 박막트랜지스터 어레이 기판 및 그 제조방법 |
TWI605590B (zh) * | 2011-09-29 | 2017-11-11 | 半導體能源研究所股份有限公司 | 半導體裝置及其製造方法 |
JP6021586B2 (ja) * | 2012-10-17 | 2016-11-09 | 株式会社半導体エネルギー研究所 | 半導体装置 |
CN104157699B (zh) | 2014-08-06 | 2019-02-01 | 北京大学深圳研究生院 | 一种背沟道刻蚀型薄膜晶体管及其制备方法 |
-
2015
- 2015-05-14 KR KR1020150067321A patent/KR102430573B1/ko active IP Right Grant
-
2016
- 2016-05-13 US US15/154,400 patent/US10636888B2/en active Active
- 2016-05-16 CN CN201610323725.3A patent/CN106158977A/zh active Pending
- 2016-05-16 JP JP2016097712A patent/JP6416822B2/ja active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0933949A (ja) * | 1995-07-24 | 1997-02-07 | Hitachi Ltd | 液晶表示装置及びその製造方法 |
JPH0964366A (ja) * | 1995-08-23 | 1997-03-07 | Toshiba Corp | 薄膜トランジスタ |
JPH10229197A (ja) * | 1997-02-17 | 1998-08-25 | Sanyo Electric Co Ltd | 薄膜トランジスタ、薄膜トランジスタの製造方法 |
JPH10240150A (ja) * | 1997-02-26 | 1998-09-11 | Samsung Electron Co Ltd | 配線用組成物、この組成物を用いた金属配線およびその製造方法、この配線を用いた表示装置およびその製造方法 |
JPH10319441A (ja) * | 1997-03-14 | 1998-12-04 | Fujitsu Ltd | 薄膜装置の製造方法及び薄膜装置 |
JPH11111997A (ja) * | 1997-10-06 | 1999-04-23 | Sanyo Electric Co Ltd | 薄膜トランジスタ |
JP2000340801A (ja) * | 1999-03-23 | 2000-12-08 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
JP2001068680A (ja) * | 1999-04-06 | 2001-03-16 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
JP2004031409A (ja) * | 2002-06-21 | 2004-01-29 | Sanyo Electric Co Ltd | 薄膜トランジスタの製造方法 |
JP2007294672A (ja) * | 2006-04-25 | 2007-11-08 | Mitsubishi Electric Corp | 配線基板、表示装置及びそれらの製造方法 |
Also Published As
Publication number | Publication date |
---|---|
US10636888B2 (en) | 2020-04-28 |
JP6416822B2 (ja) | 2018-10-31 |
US20160336419A1 (en) | 2016-11-17 |
KR20160133994A (ko) | 2016-11-23 |
CN106158977A (zh) | 2016-11-23 |
KR102430573B1 (ko) | 2022-08-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10403705B2 (en) | Organic light emitting display device and method for manufacturing the same | |
EP3089212B1 (en) | Array substrate, manufacturing method therefor, and display device | |
JP5101116B2 (ja) | 表示装置及びその製造方法 | |
KR101233348B1 (ko) | 표시 장치 및 그 제조 방법 | |
KR101790176B1 (ko) | 어레이 기판의 제조방법 | |
JP4640690B2 (ja) | アクティブマトリクス有機el表示装置の製造方法 | |
KR101232159B1 (ko) | 터널링 효과 박막 트랜지스터 및 그 제조 방법과 그를이용한 유기 전계발광 표시장치 | |
US7998803B2 (en) | Pixel structure and method for manufacturing the same | |
JP5384088B2 (ja) | 表示装置 | |
US10978495B2 (en) | Array substrate and method of manufacturing the same, and display device | |
JP6416822B2 (ja) | 薄膜トランジスタ及びそれを含む表示装置のバックプレーン基板 | |
KR102532306B1 (ko) | 디스플레이 장치와, 이의 제조 방법 | |
KR100811997B1 (ko) | 박막트랜지스터 및 그 제조방법과 이를 포함한평판표시장치 | |
KR100953657B1 (ko) | 박막트랜지스터 및 그 제조방법과 이를 구비하는유기전계발광표시장치 | |
US10957713B2 (en) | LTPS TFT substrate and manufacturing method thereof | |
US9887213B2 (en) | Method for manufacturing thin film transistor and related active layer for thin film transistor, thin film transistor, array substrate, and display apparatus | |
US8461593B2 (en) | Display apparatus and method of manufacturing the same | |
US9461066B2 (en) | Thin film transistor and method of manufacturing the same, array substrate and display device | |
JP5337414B2 (ja) | 表示装置およびその製造方法 | |
KR20120000254A (ko) | 간접 열 결정화 박막 트랜지스터 기판 및 그 제조 방법 | |
JP2023081048A (ja) | アクティブマトリクス基板、液晶表示装置およびアクティブマトリクス基板の製造方法 | |
KR20110096337A (ko) | 어레이 기판 및 이의 제조 방법 | |
KR20050028530A (ko) | 박막 트랜지스터 표시판의 제조 방법 | |
KR20070045457A (ko) | 영상 표시 장치 및 그 제조 방법 | |
KR20100122390A (ko) | 어레이 기판 및 이의 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170713 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20171012 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180208 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180508 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20180904 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20181004 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6416822 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |