JP2015002185A - 電力用半導体装置 - Google Patents
電力用半導体装置 Download PDFInfo
- Publication number
- JP2015002185A JP2015002185A JP2013124353A JP2013124353A JP2015002185A JP 2015002185 A JP2015002185 A JP 2015002185A JP 2013124353 A JP2013124353 A JP 2013124353A JP 2013124353 A JP2013124353 A JP 2013124353A JP 2015002185 A JP2015002185 A JP 2015002185A
- Authority
- JP
- Japan
- Prior art keywords
- power
- semiconductor device
- chips
- package
- power semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 65
- 239000000463 material Substances 0.000 claims description 9
- 239000011347 resin Substances 0.000 claims description 8
- 229920005989 resin Polymers 0.000 claims description 8
- 229910044991 metal oxide Inorganic materials 0.000 claims description 3
- 150000004706 metal oxides Chemical class 0.000 claims description 3
- 238000000034 method Methods 0.000 description 27
- 230000002093 peripheral effect Effects 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 5
- 238000005452 bending Methods 0.000 description 4
- 230000017525 heat dissipation Effects 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 3
- 229910010271 silicon carbide Inorganic materials 0.000 description 3
- 238000001721 transfer moulding Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000000470 constituent Substances 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10742—Details of leads
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10742—Details of leads
- H05K2201/1075—Shape details
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10742—Details of leads
- H05K2201/1075—Shape details
- H05K2201/10787—Leads having protrusions, e.g. for retention or insert stop
Abstract
Description
図1は、本発明の実施の形態1に係る電力用半導体装置100を示す図である。電力用半導体装置100は、高電圧で動作するパワーモジュールである。図1(a)は、電力用半導体装置100の側面図である。図1(a)において、X,Y,Z方向の各々は、互いに直交する。以下の図に示されるX,Y,Z方向の各々も、互いに直交する。
Claims (6)
- 樹脂からなるパッケージを利用した電力用半導体装置であって、
前記パッケージに封止され、かつ、電力を制御するための複数のパワーチップと、
前記パッケージに封止され、かつ、各前記パワーチップを制御するICと、を備え、
前記ICは、平面視で前記パッケージの中央部に配置され、
前記複数のパワーチップは、平面視で前記ICを囲むように配置される
電力用半導体装置。 - 前記ICの形状は、四角であり、
前記複数のパワーチップは、平面視で前記ICの3辺以上を囲むように配置される
請求項1に記載の電力用半導体装置。 - 前記電力用半導体装置は、さらに、
前記ICを制御するための制御端子と、
各前記パワーチップに対し、電力の入出力を行うためのパワー端子とを、備え、
前記パワー端子の幅は、前記制御端子の幅より大きい
請求項1または2に記載の電力用半導体装置。 - 前記ICは、前記各パワーチップを制御するための集積回路であるHVIC(High Voltage Integrated Circuit)と、前記各パワーチップを制御するための集積回路であるLVIC(Low Voltage Integrated Circuit)とを利用して構成される
請求項1〜3のいずれか1項に記載の電力用半導体装置。 - 前記各パワーチップは、IGBT(Insulated Gate Bipolar Transistor)とダイオードとを利用して構成されるチップ、MOS(Metal Oxide Semiconductor)トランジスタを利用して構成されるチップ、および、RC(Reverse Conducting)−IGBTを利用して構成されるチップのいずれかである
請求項1〜4のいずれか1項に記載の電力用半導体装置。 - 前記各パワーチップは、ワイドギャップ材料で構成される
請求項1〜5のいずれか1項に記載の電力用半導体装置。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013124353A JP5921491B2 (ja) | 2013-06-13 | 2013-06-13 | 電力用半導体装置 |
US14/221,198 US10229867B2 (en) | 2013-06-13 | 2014-03-20 | Power semiconductor device |
KR1020140066840A KR20140145551A (ko) | 2013-06-13 | 2014-06-02 | 전력용 반도체장치 |
CN201410265538.5A CN104241264A (zh) | 2013-06-13 | 2014-06-13 | 电力用半导体装置 |
KR1020150164642A KR20150140600A (ko) | 2013-06-13 | 2015-11-24 | 전력용 반도체장치 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013124353A JP5921491B2 (ja) | 2013-06-13 | 2013-06-13 | 電力用半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2015002185A true JP2015002185A (ja) | 2015-01-05 |
JP5921491B2 JP5921491B2 (ja) | 2016-05-24 |
Family
ID=52018537
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2013124353A Active JP5921491B2 (ja) | 2013-06-13 | 2013-06-13 | 電力用半導体装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10229867B2 (ja) |
JP (1) | JP5921491B2 (ja) |
KR (2) | KR20140145551A (ja) |
CN (1) | CN104241264A (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3355350A1 (en) | 2017-01-27 | 2018-08-01 | Renesas Electronics Corporation | Semiconductor device |
WO2019077869A1 (ja) * | 2017-10-19 | 2019-04-25 | 株式会社デンソー | 半導体モジュール |
US11069602B2 (en) | 2016-11-22 | 2021-07-20 | Mitsubishi Electric Corporation | Package and terminal arrangement for semiconductor module |
JP7387846B2 (ja) | 2018-06-04 | 2023-11-28 | ローム株式会社 | 半導体装置 |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8088163B1 (en) | 2008-02-06 | 2012-01-03 | Kleiner Jeffrey B | Tools and methods for spinal fusion |
US9247943B1 (en) | 2009-02-06 | 2016-02-02 | Kleiner Intellectual Property, Llc | Devices and methods for preparing an intervertebral workspace |
US20170238984A1 (en) | 2009-09-18 | 2017-08-24 | Spinal Surgical Strategies, Llc | Bone graft delivery device with positioning handle |
US10973656B2 (en) | 2009-09-18 | 2021-04-13 | Spinal Surgical Strategies, Inc. | Bone graft delivery system and method for using same |
US8906028B2 (en) | 2009-09-18 | 2014-12-09 | Spinal Surgical Strategies, Llc | Bone graft delivery device and method of using the same |
US10245159B1 (en) | 2009-09-18 | 2019-04-02 | Spinal Surgical Strategies, Llc | Bone graft delivery system and method for using same |
WO2015001648A1 (ja) * | 2013-07-04 | 2015-01-08 | 三菱電機株式会社 | 半導体装置の製造方法、半導体装置 |
JP6261309B2 (ja) * | 2013-12-02 | 2018-01-17 | 三菱電機株式会社 | パワーモジュール |
WO2018088410A1 (ja) | 2016-11-11 | 2018-05-17 | 株式会社村田製作所 | スイッチic、高周波モジュールおよび通信装置 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06181286A (ja) * | 1992-12-14 | 1994-06-28 | Toshiba Corp | 半導体装置 |
JPH08116021A (ja) * | 1994-10-19 | 1996-05-07 | Akita Denshi Kk | 混成集積回路装置 |
JP2006100751A (ja) * | 2004-09-30 | 2006-04-13 | Sanyo Electric Co Ltd | 半導体装置 |
US20070181908A1 (en) * | 2006-02-06 | 2007-08-09 | Infineon Technologies Ag | Electronic module and method of producing the electronic module |
US20070216011A1 (en) * | 2006-03-17 | 2007-09-20 | Ralf Otremba | Multichip module with improved system carrier |
JP2012129489A (ja) * | 2010-12-13 | 2012-07-05 | Internatl Rectifier Corp | 電気的相互接続のためにリードフレームを用いるマルチチップモジュール(mcm)パワー・カッド・フラット・ノーリード(pqfn)半導体パッケージ |
JP2013055739A (ja) * | 2011-09-01 | 2013-03-21 | Mitsubishi Electric Corp | 半導体装置 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05226803A (ja) * | 1992-02-10 | 1993-09-03 | Matsushita Electric Works Ltd | 実装回路基板 |
US6576983B1 (en) * | 2001-11-13 | 2003-06-10 | Skyworks Solutions, Inc. | Controlled impedance leads in a leadframe for high frequency applications |
JP3828036B2 (ja) | 2002-03-28 | 2006-09-27 | 三菱電機株式会社 | 樹脂モールド型デバイスの製造方法及び製造装置 |
US6542393B1 (en) * | 2002-04-24 | 2003-04-01 | Ma Laboratories, Inc. | Dual-bank memory module with stacked DRAM chips having a concave-shaped re-route PCB in-between |
JP2004265931A (ja) | 2003-02-14 | 2004-09-24 | Hitachi Ltd | 半導体素子駆動用集積回路及び電力変換装置 |
WO2004073065A1 (ja) * | 2003-02-14 | 2004-08-26 | Hitachi, Ltd. | 半導体素子駆動用集積回路及び電力変換装置 |
JP3975181B2 (ja) | 2003-06-11 | 2007-09-12 | 三菱電機株式会社 | 電力用半導体装置 |
TW200404706A (en) * | 2003-12-05 | 2004-04-01 | Chung Shan Inst Of Science | Composite material structure for rotary-wings and its producing method |
US6933209B2 (en) * | 2003-12-24 | 2005-08-23 | Super Talent Electronics Inc. | Stacking memory chips using flat lead-frame with breakaway insertion pins and pin-to-pin bridges |
JP4895104B2 (ja) | 2006-07-06 | 2012-03-14 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US8450845B2 (en) * | 2008-04-09 | 2013-05-28 | Fuji Electric Co., Ltd. | Semiconductor device |
JP5130193B2 (ja) | 2008-12-15 | 2013-01-30 | 日立オートモティブシステムズ株式会社 | 半導体素子駆動用集積回路及び電力変換装置 |
JP4894910B2 (ja) * | 2009-01-15 | 2012-03-14 | 株式会社デンソー | 半導体装置の製造方法及び半導体装置並びにその半導体装置を内蔵する多層基板 |
JP5159744B2 (ja) | 2009-10-27 | 2013-03-13 | 三菱電機株式会社 | 半導体装置 |
JP5130310B2 (ja) * | 2010-03-17 | 2013-01-30 | 日立アプライアンス株式会社 | 電圧駆動型半導体素子のゲート駆動回路及び電力変換装置 |
CN103370788B (zh) * | 2011-04-01 | 2016-10-12 | 富士电机株式会社 | 半导体装置及其制造方法 |
DE202011100820U1 (de) * | 2011-05-17 | 2011-12-01 | Ixys Semiconductor Gmbh | Leistungshalbleiter |
US9640617B2 (en) * | 2011-09-11 | 2017-05-02 | Cree, Inc. | High performance power module |
-
2013
- 2013-06-13 JP JP2013124353A patent/JP5921491B2/ja active Active
-
2014
- 2014-03-20 US US14/221,198 patent/US10229867B2/en active Active
- 2014-06-02 KR KR1020140066840A patent/KR20140145551A/ko active Application Filing
- 2014-06-13 CN CN201410265538.5A patent/CN104241264A/zh active Pending
-
2015
- 2015-11-24 KR KR1020150164642A patent/KR20150140600A/ko not_active Application Discontinuation
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06181286A (ja) * | 1992-12-14 | 1994-06-28 | Toshiba Corp | 半導体装置 |
JPH08116021A (ja) * | 1994-10-19 | 1996-05-07 | Akita Denshi Kk | 混成集積回路装置 |
JP2006100751A (ja) * | 2004-09-30 | 2006-04-13 | Sanyo Electric Co Ltd | 半導体装置 |
US20070181908A1 (en) * | 2006-02-06 | 2007-08-09 | Infineon Technologies Ag | Electronic module and method of producing the electronic module |
US20070216011A1 (en) * | 2006-03-17 | 2007-09-20 | Ralf Otremba | Multichip module with improved system carrier |
JP2012129489A (ja) * | 2010-12-13 | 2012-07-05 | Internatl Rectifier Corp | 電気的相互接続のためにリードフレームを用いるマルチチップモジュール(mcm)パワー・カッド・フラット・ノーリード(pqfn)半導体パッケージ |
JP2013055739A (ja) * | 2011-09-01 | 2013-03-21 | Mitsubishi Electric Corp | 半導体装置 |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11069602B2 (en) | 2016-11-22 | 2021-07-20 | Mitsubishi Electric Corporation | Package and terminal arrangement for semiconductor module |
EP3355350A1 (en) | 2017-01-27 | 2018-08-01 | Renesas Electronics Corporation | Semiconductor device |
US10204849B2 (en) | 2017-01-27 | 2019-02-12 | Renesas Electronics Corporation | Semiconductor device |
KR20200067233A (ko) | 2017-01-27 | 2020-06-12 | 르네사스 일렉트로닉스 가부시키가이샤 | 반도체 장치 |
WO2019077869A1 (ja) * | 2017-10-19 | 2019-04-25 | 株式会社デンソー | 半導体モジュール |
JP2019075525A (ja) * | 2017-10-19 | 2019-05-16 | 株式会社デンソー | 半導体モジュール |
JP7387846B2 (ja) | 2018-06-04 | 2023-11-28 | ローム株式会社 | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
KR20140145551A (ko) | 2014-12-23 |
US10229867B2 (en) | 2019-03-12 |
CN104241264A (zh) | 2014-12-24 |
JP5921491B2 (ja) | 2016-05-24 |
US20140367846A1 (en) | 2014-12-18 |
KR20150140600A (ko) | 2015-12-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5921491B2 (ja) | 電力用半導体装置 | |
US10638633B2 (en) | Power module, power converter and manufacturing method of power module | |
JP7053461B2 (ja) | 半導体パワーモジュール | |
KR101100838B1 (ko) | 반도체장치 | |
JP5550225B2 (ja) | 回路装置 | |
JP2011187809A (ja) | 半導体装置および多層配線基板 | |
KR20080087161A (ko) | 오픈 프레임 패키지를 가지는 하이 파워 모듈 | |
JP2017005165A (ja) | 半導体装置 | |
KR20080052081A (ko) | 고전력 반도체 패키지 | |
US20080180921A1 (en) | Electronic package structure | |
JP2011243916A (ja) | 半導体装置、半導体ユニット及び電力用半導体装置 | |
JP2013219290A (ja) | 半導体装置 | |
KR101231792B1 (ko) | 반도체 패키지 | |
TW201616621A (zh) | 電子模組及其製造方法 | |
JP2010258366A (ja) | 半導体装置 | |
WO2022059251A1 (ja) | 半導体装置 | |
JP2023105499A (ja) | 半導体装置 | |
JP7318509B2 (ja) | スイッチング回路並びにそれを用いた電力変換装置及び蓄電システム | |
JP7134137B2 (ja) | 半導体装置 | |
EP4057341A1 (en) | Packaged half-bridge circuit | |
JP2023060675A (ja) | 半導体装置およびそれを用いた電力変換装置 | |
JP4561015B2 (ja) | 半導体装置 | |
KR100304574B1 (ko) | 반도체 전력모듈의 와이어본딩 구조 | |
JP2022165097A (ja) | 半導体装置および半導体装置の製造方法 | |
CN115411008A (zh) | 开关装置、半导体装置及开关装置的制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20150422 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20150818 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20150820 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150924 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20160315 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20160412 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5921491 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |