JP2013102430A5 - - Google Patents

Download PDF

Info

Publication number
JP2013102430A5
JP2013102430A5 JP2012241973A JP2012241973A JP2013102430A5 JP 2013102430 A5 JP2013102430 A5 JP 2013102430A5 JP 2012241973 A JP2012241973 A JP 2012241973A JP 2012241973 A JP2012241973 A JP 2012241973A JP 2013102430 A5 JP2013102430 A5 JP 2013102430A5
Authority
JP
Japan
Prior art keywords
control signal
signals
sourcing
instruction
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2012241973A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013102430A (ja
JP5963644B2 (ja
Filing date
Publication date
Priority claimed from KR1020110115101A external-priority patent/KR101825114B1/ko
Application filed filed Critical
Publication of JP2013102430A publication Critical patent/JP2013102430A/ja
Publication of JP2013102430A5 publication Critical patent/JP2013102430A5/ja
Application granted granted Critical
Publication of JP5963644B2 publication Critical patent/JP5963644B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2012241973A 2011-11-07 2012-11-01 出力バッファ回路の動作方法、その動作方法を用いる出力バッファ回路、その出力バッファ回路を含むシステムオンチップ、及びその出力バッファ回路を含む携帯用データ処理装置。 Active JP5963644B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020110115101A KR101825114B1 (ko) 2011-11-07 2011-11-07 출력 버퍼와 상기 출력 버퍼를 포함하는 장치들
KR10-2011-0115101 2011-11-07

Publications (3)

Publication Number Publication Date
JP2013102430A JP2013102430A (ja) 2013-05-23
JP2013102430A5 true JP2013102430A5 (enExample) 2016-02-25
JP5963644B2 JP5963644B2 (ja) 2016-08-03

Family

ID=48207490

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012241973A Active JP5963644B2 (ja) 2011-11-07 2012-11-01 出力バッファ回路の動作方法、その動作方法を用いる出力バッファ回路、その出力バッファ回路を含むシステムオンチップ、及びその出力バッファ回路を含む携帯用データ処理装置。

Country Status (4)

Country Link
US (1) US8791722B2 (enExample)
JP (1) JP5963644B2 (enExample)
KR (1) KR101825114B1 (enExample)
CN (1) CN103095281B (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101774180B1 (ko) 2013-09-24 2017-09-12 인텔 코포레이션 고전압 내성 입력 전압 버퍼 회로
US9362912B2 (en) * 2014-03-25 2016-06-07 SK Hynix Inc. Data output circuit of semiconductor apparatus
US9746866B2 (en) * 2014-05-22 2017-08-29 Mediatek Inc. Control circuit and control system
US9419615B2 (en) * 2015-01-20 2016-08-16 Taiwan Semiconductor Manufacturing Company, Ltd. Driver circuit
CN106788386B (zh) * 2016-11-30 2021-08-06 上海华力微电子有限公司 一种降低热载流子劣化的电平转换电路
US10128835B2 (en) * 2017-02-20 2018-11-13 Stmicroelectronics International N.V. Aging tolerant I/O driver
US10484041B2 (en) * 2017-09-13 2019-11-19 Xilinx, Inc. Glitch-free wide supply range transceiver for integrated circuits
US10903840B2 (en) * 2018-04-02 2021-01-26 Mediatek Inc. Pad tracking circuit for high-voltage input-tolerant output buffer
CN111524542B (zh) * 2019-02-01 2022-04-01 华邦电子股份有限公司 缓冲输出电路及其驱动方法
US10911044B1 (en) * 2019-12-05 2021-02-02 Integrated Silicon Solution, (Cayman) Inc. Wide range output driver circuit for semiconductor device
KR102702558B1 (ko) * 2022-01-24 2024-09-04 주식회사 피델릭스 출력 신호의 스윙폭 조절이 용이한 출력 버퍼 회로
KR102694728B1 (ko) * 2022-07-18 2024-08-13 주식회사 피델릭스 전송 데이터 신호의 스윙폭을 감소하여 전류 소모를 저감하는 반도체 메모리 장치의 데이터 전송 시스템

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5124585A (en) * 1991-01-16 1992-06-23 Jun Kim Pulsed bootstrapping output buffer and associated method
US5332932A (en) * 1991-09-16 1994-07-26 Advanced Micro Devices, Inc. Output driver circuit having reduced VSS/VDD voltage fluctuations
US5220209A (en) * 1991-09-27 1993-06-15 National Semiconductor Corporation Edge rate controlled output buffer circuit with controlled charge storage
KR960006911B1 (ko) * 1992-12-31 1996-05-25 현대전자산업주식회사 데이타 출력버퍼
US5331593A (en) * 1993-03-03 1994-07-19 Micron Semiconductor, Inc. Read circuit for accessing dynamic random access memories (DRAMS)
KR960009247B1 (en) * 1993-06-08 1996-07-16 Samsung Electronics Co Ltd Data output buffer of semiconductor integrated circuit
JP3138680B2 (ja) 1998-03-13 2001-02-26 日本電気アイシーマイコンシステム株式会社 出力バッファ制御回路
US6288563B1 (en) * 1998-12-31 2001-09-11 Intel Corporation Slew rate control
KR100310418B1 (ko) * 1999-01-18 2001-11-02 김영환 데이타 출력버퍼
JP3670563B2 (ja) * 2000-09-18 2005-07-13 株式会社東芝 半導体装置
US6624716B2 (en) * 2002-01-03 2003-09-23 Raytheon Company Microstrip to circular waveguide transition with a stripline portion
KR100810611B1 (ko) 2006-05-15 2008-03-07 삼성전자주식회사 반도체 장치의 레벨 쉬프팅 회로
JP5262217B2 (ja) 2008-03-24 2013-08-14 セイコーエプソン株式会社 電圧選択回路、電気泳動表示装置、及び電子機器
US8344760B2 (en) * 2008-07-17 2013-01-01 Ati Technologies Ulc Input/output buffer circuit
KR101109131B1 (ko) 2008-11-14 2012-02-15 한국과학기술원 전압 제어 장치 및 구동 방법
US7759977B1 (en) * 2009-06-08 2010-07-20 Mediatek Inc. Buffering circuit

Similar Documents

Publication Publication Date Title
JP2013102430A5 (enExample)
KR101714906B1 (ko) 전압 레벨 시프터 회로
US9203382B2 (en) Integrated clock gater (ICG) using clock cascode complimentary switch logic
KR101651886B1 (ko) 레벨 시프터를 포함하는 감지 증폭기
JP2014116946A5 (enExample)
JP4987607B2 (ja) レベルシフト回路
KR101317506B1 (ko) 단일 종단 신호 및 차동 신호에 대한 지연을 매칭시키는 수신기 회로, 집적 회로, 시스템 및 방법
JP2015228554A5 (enExample)
JP2015530820A5 (enExample)
JP2011055048A5 (enExample)
CN102930891A (zh) 读出电路
TW201019665A (en) Data transmitting system
JP2016527654A5 (enExample)
JP5960870B2 (ja) マルチ電圧レベルのマルチダイナミック回路構造デバイス
TWI479802B (zh) Input circuit
CN105490675A (zh) 时钟动态切换方法及装置
JP2009033329A5 (enExample)
TW200629030A (en) Semiconductor integrated circuit
JP2016535487A5 (enExample)
CN105322942B (zh) 半导体装置的接收器电路
JP2013034188A5 (enExample)
JP2012023533A5 (enExample)
KR20160076214A (ko) 반도체 장치
FI20155262L (fi) Ohjelmoitava logiikkalaite ja sen varmennusmenetelmä
JP2012249261A (ja) レベルシフト回路