JP2016527654A5 - - Google Patents

Download PDF

Info

Publication number
JP2016527654A5
JP2016527654A5 JP2016531746A JP2016531746A JP2016527654A5 JP 2016527654 A5 JP2016527654 A5 JP 2016527654A5 JP 2016531746 A JP2016531746 A JP 2016531746A JP 2016531746 A JP2016531746 A JP 2016531746A JP 2016527654 A5 JP2016527654 A5 JP 2016527654A5
Authority
JP
Japan
Prior art keywords
switch
inverter
value
read
sram cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016531746A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016527654A (ja
JP6096991B2 (ja
Filing date
Publication date
Priority claimed from US13/957,485 external-priority patent/US9460777B2/en
Application filed filed Critical
Publication of JP2016527654A publication Critical patent/JP2016527654A/ja
Publication of JP2016527654A5 publication Critical patent/JP2016527654A5/ja
Application granted granted Critical
Publication of JP6096991B2 publication Critical patent/JP6096991B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2016531746A 2013-08-02 2014-07-21 感知遅延が低減され感知マージンが改善されたｓｒａｍリードバッファ Expired - Fee Related JP6096991B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/957,485 US9460777B2 (en) 2013-08-02 2013-08-02 SRAM read buffer with reduced sensing delay and improved sensing margin
US13/957,485 2013-08-02
PCT/US2014/047455 WO2015017164A1 (en) 2013-08-02 2014-07-21 Sram read buffer with reduced sensing delay and improved sensing margin

Publications (3)

Publication Number Publication Date
JP2016527654A JP2016527654A (ja) 2016-09-08
JP2016527654A5 true JP2016527654A5 (enExample) 2017-02-02
JP6096991B2 JP6096991B2 (ja) 2017-03-15

Family

ID=51293186

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016531746A Expired - Fee Related JP6096991B2 (ja) 2013-08-02 2014-07-21 感知遅延が低減され感知マージンが改善されたｓｒａｍリードバッファ

Country Status (6)

Country Link
US (1) US9460777B2 (enExample)
EP (1) EP3028281B1 (enExample)
JP (1) JP6096991B2 (enExample)
KR (1) KR101779553B1 (enExample)
CN (1) CN105637589B (enExample)
WO (1) WO2015017164A1 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2887355A1 (en) * 2013-12-20 2015-06-24 IMEC vzw Data storage cell and memory arrangement
US20210027833A1 (en) * 2017-07-28 2021-01-28 Masud H. Chowdhury 8t static random access memory
US10438654B2 (en) * 2017-09-22 2019-10-08 Qualcomm Incorporated Transpose static random access memory (SRAM) bit cells configured for horizontal and vertical read operations
WO2019220259A1 (ja) * 2018-05-17 2019-11-21 株式会社半導体エネルギー研究所 記憶装置、半導体装置、および電子機器
WO2020142743A1 (en) 2019-01-05 2020-07-09 Synopsys, Inc. Enhanced read sensing margin and minimized vdd for sram cell arrays
CN109920459B (zh) * 2019-01-10 2021-01-15 中国人民武装警察部队海警学院 一种完全非对称的亚阈值单端9管存储单元
CN111883192B (zh) * 2020-07-20 2023-02-03 安徽大学 基于9t sram单元在内存实现汉明距离计算的电路及9t sram单元
CN112069768B (zh) * 2020-09-08 2024-07-16 飞腾信息技术有限公司 一种针对双端口sram输入输出延时优化的方法
CN112382326B (zh) * 2020-12-11 2023-11-17 北京中科芯蕊科技有限公司 一种亚阈值双电源sram读辅助电路
WO2022266541A2 (en) * 2021-06-18 2022-12-22 University Of Southern California Augmented memory computing: a new pathway for efficient ai computations
US12249367B2 (en) 2022-04-13 2025-03-11 Taiwan Semiconductor Manufacturing Company, Ltd. Write assist circuit for memory device
CN114743580B (zh) * 2022-06-13 2022-09-02 中科南京智能技术研究院 一种电荷共享存内计算装置

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0636315B2 (ja) 1983-12-23 1994-05-11 株式会社日立製作所 半導体メモリ
JP2004047003A (ja) * 2002-07-15 2004-02-12 Renesas Technology Corp 記憶装置
US7075842B2 (en) * 2004-02-13 2006-07-11 Fujitsu Limited Differential current-mode sensing methods and apparatuses for memories
JP4528044B2 (ja) * 2004-07-13 2010-08-18 富士通セミコンダクター株式会社 半導体装置
US7106620B2 (en) * 2004-12-30 2006-09-12 International Business Machines Corporation Memory cell having improved read stability
JP2007213699A (ja) * 2006-02-09 2007-08-23 Toshiba Corp 半導体記憶装置
US20070242498A1 (en) * 2006-04-13 2007-10-18 Anantha Chandrakasan Sub-threshold static random access memory
US7400523B2 (en) * 2006-06-01 2008-07-15 Texas Instruments Incorporated 8T SRAM cell with higher voltage on the read WL
US7502273B2 (en) * 2006-09-27 2009-03-10 Taiwan Semiconductor Manufacturing Co., Ltd. Two-port SRAM with a high speed sensing scheme
US20090161410A1 (en) * 2007-12-21 2009-06-25 Texas Instruments Inc. Seven transistor sram cell
US7660150B2 (en) * 2007-12-31 2010-02-09 Texas Instruments Incorporated Memory cell having improved write stability
US7606062B2 (en) * 2007-12-31 2009-10-20 Intel Corporation Ultra low voltage and minimum operating voltage tolerant register file
JP2009272023A (ja) 2008-05-12 2009-11-19 Toshiba Corp 半導体記憶装置
JP4954954B2 (ja) * 2008-08-07 2012-06-20 パナソニック株式会社 半導体記憶装置
US7961499B2 (en) 2009-01-22 2011-06-14 Qualcomm Incorporated Low leakage high performance static random access memory cell using dual-technology transistors
US7986566B2 (en) * 2009-04-01 2011-07-26 Texas Instruments Incorporated SRAM cell with read buffer controlled for low leakage current
US8144540B2 (en) * 2009-04-14 2012-03-27 Taiwan Semiconductor Manufacturing Co., Ltd. Two-port 8T SRAM design
EP2387039A1 (en) 2010-05-12 2011-11-16 Stichting IMEC Nederland Hierarchical buffered segmented bit-lines based sram
US8208314B2 (en) * 2010-06-01 2012-06-26 Aptina Imaging Corporation Sequential access memory elements
US8654575B2 (en) 2010-07-16 2014-02-18 Texas Instruments Incorporated Disturb-free static random access memory cell
US8947912B2 (en) * 2010-07-20 2015-02-03 University Of Virginia Licensing & Ventures Group Memory cell including unidirectional gate conductors and contacts
WO2012119988A1 (en) * 2011-03-04 2012-09-13 Imec Local write and read assist circuitry for memory device
US8531873B2 (en) * 2011-05-08 2013-09-10 Ben-Gurion University Of The Negev Research And Development Authority Ultra low power SRAM cell circuit with a supply feedback loop for near and sub threshold operation
JP2013206512A (ja) * 2012-03-29 2013-10-07 Kyushu Institute Of Technology 半導体記憶装置

Similar Documents

Publication Publication Date Title
JP2016527654A5 (enExample)
JP5432385B2 (ja) メモリデバイスを動作させるシステムおよび方法
US9305611B2 (en) Sense amplifier for a memory cell with a fast sensing speed
US9336864B2 (en) Silicon germanium read port for a static random access memory register file
US9685208B2 (en) Assist circuit for memory
CN104813404B (zh) 用于降低动态功率和峰值电流的sram位线和写入辅助装置与方法及双输入电平移位器
US10027472B2 (en) Non-linear physically unclonable function (PUF) circuit with machine-learning attack resistance
JP5923674B2 (ja) レベルシフタを含むセンスアンプ
JP6096991B2 (ja) 感知遅延が低減され感知マージンが改善されたｓｒａｍリードバッファ
US9159398B2 (en) Memory core and semiconductor memory device including the same
US9940978B2 (en) Programmable memory device sense amplifier
JP2018073453A5 (ja) 記憶装置
JP2017532710A5 (enExample)
US9263122B2 (en) Data-controlled auxiliary branches for SRAM cell
JP2015173465A (ja) マルチ電圧レベルのマルチダイナミック回路構造デバイス
CN111953336A (zh) 物理不可克隆功能电路和确定电子器件的电子签名的方法
KR20130071493A (ko) 선택적으로 전력공급된 인버터를 갖는 감지 증폭기
JP2018534819A5 (enExample)
US9571076B2 (en) Bidirectional delay circuit and integrated circuit including the same
JP2018534819A (ja) データ電圧レベルに従ってデータをバッファリングするための反比例電圧−遅延バッファ
KR20070109182A (ko) 반도체 메모리의 프리차지 장치
CN107636760B (zh) 用于双端口存储器的读写装置和方法
JP6069544B1 (ja) ラッチ回路及び半導体記憶装置
JP5772058B2 (ja) 半導体記憶装置
CN107305778B (zh) 储存器电路以及储存器电路的预充电方法