JP2010528402A5 - - Google Patents

Download PDF

Info

Publication number
JP2010528402A5
JP2010528402A5 JP2010509586A JP2010509586A JP2010528402A5 JP 2010528402 A5 JP2010528402 A5 JP 2010528402A5 JP 2010509586 A JP2010509586 A JP 2010509586A JP 2010509586 A JP2010509586 A JP 2010509586A JP 2010528402 A5 JP2010528402 A5 JP 2010528402A5
Authority
JP
Japan
Prior art keywords
bit line
levels
level
line decoder
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2010509586A
Other languages
English (en)
Japanese (ja)
Other versions
JP5339541B2 (ja
JP2010528402A (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/US2008/064881 external-priority patent/WO2008148091A1/en
Publication of JP2010528402A publication Critical patent/JP2010528402A/ja
Publication of JP2010528402A5 publication Critical patent/JP2010528402A5/ja
Application granted granted Critical
Publication of JP5339541B2 publication Critical patent/JP5339541B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2010509586A 2007-05-25 2008-05-27 ビット線デコーダ及び集積回路 Expired - Fee Related JP5339541B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US94020607P 2007-05-25 2007-05-25
US60/940,206 2007-05-25
PCT/US2008/064881 WO2008148091A1 (en) 2007-05-25 2008-05-27 Tree type bit line decoder architecture for nor-type memory array

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2013161466A Division JP5598803B2 (ja) 2007-05-25 2013-08-02 集積回路及び装置

Publications (3)

Publication Number Publication Date
JP2010528402A JP2010528402A (ja) 2010-08-19
JP2010528402A5 true JP2010528402A5 (enExample) 2011-07-21
JP5339541B2 JP5339541B2 (ja) 2013-11-13

Family

ID=39683760

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2010509586A Expired - Fee Related JP5339541B2 (ja) 2007-05-25 2008-05-27 ビット線デコーダ及び集積回路
JP2013161466A Expired - Fee Related JP5598803B2 (ja) 2007-05-25 2013-08-02 集積回路及び装置

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2013161466A Expired - Fee Related JP5598803B2 (ja) 2007-05-25 2013-08-02 集積回路及び装置

Country Status (4)

Country Link
US (5) US7869246B2 (enExample)
JP (2) JP5339541B2 (enExample)
CN (1) CN101681673B (enExample)
WO (1) WO2008148091A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5047026A (en) * 1989-09-29 1991-09-10 Everest Medical Corporation Electrosurgical implement for tunneling through tissue
CN102568581B (zh) * 2010-12-20 2015-09-09 中国科学院电子学研究所 一种适用于可编程存储器的递进式译码器
JP6166098B2 (ja) * 2013-05-13 2017-07-19 サイプレス セミコンダクター コーポレーション 半導体メモリおよび半導体メモリの動作方法
DE102013222996A1 (de) * 2013-11-12 2015-05-28 Robert Bosch Gmbh Scheibenwischvorrichtung
TW202301125A (zh) * 2017-07-30 2023-01-01 埃拉德 希提 具有以記憶體為基礎的分散式處理器架構的記憶體晶片
US11895851B2 (en) 2021-10-12 2024-02-06 Micron Technology, Inc. Cross point array architecture for multiple decks
WO2025235018A1 (en) * 2024-05-10 2025-11-13 Silicon Storage Technology, Inc. Array of multi-value non-volatile memory cells

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2565213B2 (ja) * 1989-10-27 1996-12-18 ソニー株式会社 読み出し専用メモリ装置
JPH04311900A (ja) * 1991-04-10 1992-11-04 Sharp Corp 半導体読み出し専用メモリ
JP3068944B2 (ja) * 1992-04-03 2000-07-24 株式会社東芝 マスクｒｏｍ
JPH06318683A (ja) * 1993-05-01 1994-11-15 Toshiba Corp 半導体記憶装置及びその製造方法
JP3130705B2 (ja) * 1993-06-25 2001-01-31 株式会社東芝 半導体メモリ回路
JP2975532B2 (ja) * 1994-02-10 1999-11-10 株式会社メガチップス 半導体記憶装置およびその製造方法
KR0172378B1 (ko) * 1995-12-30 1999-03-30 김광호 불휘발성 반도체 메모리소자
EP0783169B1 (de) * 1996-01-08 2003-03-19 Infineon Technologies AG Matrix-Speicher (Virtual Ground)
JP2836570B2 (ja) * 1996-03-28 1998-12-14 日本電気株式会社 半導体記憶装置
KR100243003B1 (ko) * 1997-02-26 2000-03-02 김영환 플랫셀 어레이의 온/오프전류비 개선회로
KR100252475B1 (ko) * 1997-05-24 2000-04-15 윤종용 반도체 롬 장치
KR100274591B1 (ko) * 1997-07-29 2001-01-15 윤종용 동기형 버스트 매스크 롬 및 그것의 데이터 독출 방법
US5822268A (en) * 1997-09-11 1998-10-13 International Business Machines Corporation Hierarchical column select line architecture for multi-bank DRAMs
US5923605A (en) * 1997-09-29 1999-07-13 Siemens Aktiengesellschaft Space-efficient semiconductor memory having hierarchical column select line architecture
JP3313641B2 (ja) * 1998-02-27 2002-08-12 エヌイーシーマイクロシステム株式会社 半導体記憶装置
JP2000068485A (ja) * 1998-08-25 2000-03-03 Toshiba Microelectronics Corp 半導体記憶装置
JP2000101050A (ja) * 1998-09-22 2000-04-07 Nec Corp 半導体記憶装置およびメモリセルのレイアウト方法
JP2001344985A (ja) * 2000-06-05 2001-12-14 Nec Corp 半導体記憶装置
JP2002133873A (ja) * 2000-10-23 2002-05-10 Matsushita Electric Ind Co Ltd 半導体記憶装置
US6584034B1 (en) * 2001-04-23 2003-06-24 Aplus Flash Technology Inc. Flash memory array structure suitable for multiple simultaneous operations
DE60226100D1 (de) * 2001-07-06 2008-05-29 Halo Lsi Design & Device Tech Bitzeilen-Selektions-Dekodierung und Schaltung für Doppelbitspeicher mit Doppelbitselektion
ITMI20012817A1 (it) * 2001-12-28 2003-06-28 St Microelectronics Srl Struttura di decodifica per un dispositivo di memoria con codice di controllo
JP2004095048A (ja) * 2002-08-30 2004-03-25 Toshiba Corp 不揮発性半導体メモリ
US6876596B1 (en) * 2002-11-08 2005-04-05 Halo Lsi, Inc. Decoder circuit with function of plural series bit line selection
JP2004253115A (ja) * 2003-01-30 2004-09-09 Sharp Corp 半導体記憶装置
KR100505109B1 (ko) * 2003-03-26 2005-07-29 삼성전자주식회사 읽기 시간을 단축시킬 수 있는 플래시 메모리 장치
KR100543448B1 (ko) * 2003-04-03 2006-01-23 삼성전자주식회사 버스트 읽기 동작 모드를 갖는 플래시 메모리 장치
JP4494820B2 (ja) * 2004-02-16 2010-06-30 パナソニック株式会社 不揮発性半導体記憶装置
JP2005346755A (ja) * 2004-05-31 2005-12-15 Sharp Corp 半導体記憶装置
US7286439B2 (en) * 2004-12-30 2007-10-23 Sandisk 3D Llc Apparatus and method for hierarchical decoding of dense memory arrays using multiple levels of multiple-headed decoders
JP3970299B2 (ja) * 2005-11-25 2007-09-05 シャープ株式会社 半導体記憶装置

Similar Documents

Publication Publication Date Title
JP2010528402A5 (enExample)
CN107767905B (zh) 分段式存储器及操作
KR101166982B1 (ko) 공유된 소스 라인을 갖는 ｍｒａｍ 장치
TW200802364A (en) Nonvolatile semiconductor memory device
WO2008002813A3 (en) Current driven switching of magnetic storage cells utilizing spin transfer and magnetic memories using such cells having enhanced read and write margins
TW200739587A (en) Nonvolatile semiconductor memory device
JP2009545095A5 (enExample)
TW200721177A (en) Semiconductor memory device
CN105009220B (zh) 3d存储器中的子块解码
TW200710662A (en) Micro-tile memory interfaces
JP2006528403A5 (enExample)
TWI456572B (zh) 半導體記憶裝置
JP2011527067A5 (enExample)
JP2006059481A5 (enExample)
JP2012252765A5 (ja) 半導体装置
TW201129985A (en) Non-volatile memory array architecture incorporating 1T-1R near 4F2 memory cell
WO2008036589A3 (en) Randomizing current consumption in memory devices
JP2012256406A5 (ja) 記憶装置
CN102870161A (zh) 用于磁性位单元元件的不对称写入方案
JP5664112B2 (ja) メモリセル、半導体メモリおよびシステム
KR20160090368A (ko) 어드레스 디코딩 및 액세스 라인 선택을 위한 장치들, 메모리들, 및 방법들
TW201324510A (zh) 用於在電阻式隨機存取記憶體單元上執行記憶體操作之系統及方法
TW200625304A (en) Semiconductor memory device
EP1612806A3 (en) Semiconductor memory device
JP2005259334A5 (enExample)