JP2009117767A - 半導体装置の製造方法及びそれにより製造した半導体装置 - Google Patents
半導体装置の製造方法及びそれにより製造した半導体装置 Download PDFInfo
- Publication number
- JP2009117767A JP2009117767A JP2007292142A JP2007292142A JP2009117767A JP 2009117767 A JP2009117767 A JP 2009117767A JP 2007292142 A JP2007292142 A JP 2007292142A JP 2007292142 A JP2007292142 A JP 2007292142A JP 2009117767 A JP2009117767 A JP 2009117767A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor chip
- semiconductor device
- wiring board
- wiring
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
- H01L23/4334—Auxiliary members in encapsulations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
- H01L25/0655—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007292142A JP2009117767A (ja) | 2007-11-09 | 2007-11-09 | 半導体装置の製造方法及びそれにより製造した半導体装置 |
| US12/266,075 US20090121334A1 (en) | 2007-11-09 | 2008-11-06 | Manufacturing method of semiconductor apparatus and semiconductor apparatus |
| TW097143009A TW200921821A (en) | 2007-11-09 | 2008-11-07 | Manufacturing method of semiconductor apparatus and semiconductor apparatus |
| KR1020080110509A KR20090048362A (ko) | 2007-11-09 | 2008-11-07 | 반도체 장치의 제조 방법 및 반도체 장치 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007292142A JP2009117767A (ja) | 2007-11-09 | 2007-11-09 | 半導体装置の製造方法及びそれにより製造した半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2009117767A true JP2009117767A (ja) | 2009-05-28 |
| JP2009117767A5 JP2009117767A5 (enExample) | 2010-11-04 |
Family
ID=40622940
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007292142A Pending JP2009117767A (ja) | 2007-11-09 | 2007-11-09 | 半導体装置の製造方法及びそれにより製造した半導体装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US20090121334A1 (enExample) |
| JP (1) | JP2009117767A (enExample) |
| KR (1) | KR20090048362A (enExample) |
| TW (1) | TW200921821A (enExample) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2012114431A (ja) * | 2010-11-23 | 2012-06-14 | Ibiden Co Ltd | 半導体搭載用基板、半導体装置及び半導体装置の製造方法 |
| JP2012160707A (ja) * | 2011-01-28 | 2012-08-23 | Samsung Electronics Co Ltd | 積層半導体チップ、半導体装置およびこれらの製造方法 |
| JP2013526066A (ja) * | 2010-04-29 | 2013-06-20 | 日本テキサス・インスツルメンツ株式会社 | 低減されたダイ歪みアッセンブリのためのパッケージ基板のためのcte補償 |
| JP2013183002A (ja) * | 2012-03-01 | 2013-09-12 | Ibiden Co Ltd | 電子部品 |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2337068A1 (en) | 2009-12-18 | 2011-06-22 | Nxp B.V. | Pre-soldered leadless package |
| US8455991B2 (en) * | 2010-09-24 | 2013-06-04 | Stats Chippac Ltd. | Integrated circuit packaging system with warpage control and method of manufacture thereof |
| US8410604B2 (en) * | 2010-10-26 | 2013-04-02 | Xilinx, Inc. | Lead-free structures in a semiconductor device |
| US9406579B2 (en) * | 2012-05-14 | 2016-08-02 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of controlling warpage in semiconductor package |
| JP6470095B2 (ja) * | 2014-07-25 | 2019-02-13 | 京セラ株式会社 | 配線基板 |
| TWI632647B (zh) * | 2016-01-18 | 2018-08-11 | 矽品精密工業股份有限公司 | 封裝製程及其所用之封裝基板 |
| US10580710B2 (en) | 2017-08-31 | 2020-03-03 | Micron Technology, Inc. | Semiconductor device with a protection mechanism and associated systems, devices, and methods |
| US10381329B1 (en) | 2018-01-24 | 2019-08-13 | Micron Technology, Inc. | Semiconductor device with a layered protection mechanism and associated systems, devices, and methods |
| US10475771B2 (en) | 2018-01-24 | 2019-11-12 | Micron Technology, Inc. | Semiconductor device with an electrically-coupled protection mechanism and associated systems, devices, and methods |
| JP7189672B2 (ja) * | 2018-04-18 | 2022-12-14 | 新光電気工業株式会社 | 半導体装置及びその製造方法 |
| US12205877B2 (en) * | 2019-02-21 | 2025-01-21 | AT&S(Chongqing) Company Limited | Ultra-thin component carrier having high stiffness and method of manufacturing the same |
| CN115547846A (zh) * | 2019-02-21 | 2022-12-30 | 奥特斯科技(重庆)有限公司 | 部件承载件及其制造方法和电气装置 |
| CN114582731A (zh) * | 2022-05-05 | 2022-06-03 | 华进半导体封装先导技术研发中心有限公司 | 一种层叠封装的下封装体结构及其形成方法 |
| CN118782478A (zh) * | 2024-07-01 | 2024-10-15 | 中科同德微电子科技(大同)有限公司 | Igbt芯片封装方法及igbt芯片封装模块 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003163459A (ja) * | 2001-11-26 | 2003-06-06 | Sony Corp | 高周波回路ブロック体及びその製造方法、高周波モジュール装置及びその製造方法。 |
Family Cites Families (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01313969A (ja) * | 1988-06-13 | 1989-12-19 | Hitachi Ltd | 半導体装置 |
| US5783465A (en) * | 1997-04-03 | 1998-07-21 | Lucent Technologies Inc. | Compliant bump technology |
| JP3834426B2 (ja) * | 1997-09-02 | 2006-10-18 | 沖電気工業株式会社 | 半導体装置 |
| US5977626A (en) * | 1998-08-12 | 1999-11-02 | Industrial Technology Research Institute | Thermally and electrically enhanced PBGA package |
| US6191360B1 (en) * | 1999-04-26 | 2001-02-20 | Advanced Semiconductor Engineering, Inc. | Thermally enhanced BGA package |
| TW411037U (en) * | 1999-06-11 | 2000-11-01 | Ind Tech Res Inst | Integrated circuit packaging structure with dual directions of thermal conduction path |
| JP2001267473A (ja) * | 2000-03-17 | 2001-09-28 | Hitachi Ltd | 半導体装置およびその製造方法 |
| US6566748B1 (en) * | 2000-07-13 | 2003-05-20 | Fujitsu Limited | Flip-chip semiconductor device having an improved reliability |
| US6432742B1 (en) * | 2000-08-17 | 2002-08-13 | St Assembly Test Services Pte Ltd. | Methods of forming drop-in heat spreader plastic ball grid array (PBGA) packages |
| US6525420B2 (en) * | 2001-01-30 | 2003-02-25 | Thermal Corp. | Semiconductor package with lid heat spreader |
| US6519154B1 (en) * | 2001-08-17 | 2003-02-11 | Intel Corporation | Thermal bus design to cool a microelectronic die |
| US6775140B2 (en) * | 2002-10-21 | 2004-08-10 | St Assembly Test Services Ltd. | Heat spreaders, heat spreader packages, and fabrication methods for use with flip chip semiconductor devices |
| US6747350B1 (en) * | 2003-06-06 | 2004-06-08 | Silicon Integrated Systems Corp. | Flip chip package structure |
| TWI236118B (en) * | 2003-06-18 | 2005-07-11 | Advanced Semiconductor Eng | Package structure with a heat spreader and manufacturing method thereof |
| US7608789B2 (en) * | 2004-08-12 | 2009-10-27 | Epcos Ag | Component arrangement provided with a carrier substrate |
| US7348663B1 (en) * | 2005-07-15 | 2008-03-25 | Asat Ltd. | Integrated circuit package and method for fabricating same |
| US7787252B2 (en) * | 2008-12-04 | 2010-08-31 | Lsi Corporation | Preferentially cooled electronic device |
-
2007
- 2007-11-09 JP JP2007292142A patent/JP2009117767A/ja active Pending
-
2008
- 2008-11-06 US US12/266,075 patent/US20090121334A1/en not_active Abandoned
- 2008-11-07 KR KR1020080110509A patent/KR20090048362A/ko not_active Withdrawn
- 2008-11-07 TW TW097143009A patent/TW200921821A/zh unknown
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003163459A (ja) * | 2001-11-26 | 2003-06-06 | Sony Corp | 高周波回路ブロック体及びその製造方法、高周波モジュール装置及びその製造方法。 |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2013526066A (ja) * | 2010-04-29 | 2013-06-20 | 日本テキサス・インスツルメンツ株式会社 | 低減されたダイ歪みアッセンブリのためのパッケージ基板のためのcte補償 |
| JP2012114431A (ja) * | 2010-11-23 | 2012-06-14 | Ibiden Co Ltd | 半導体搭載用基板、半導体装置及び半導体装置の製造方法 |
| US9338886B2 (en) | 2010-11-23 | 2016-05-10 | Ibiden Co., Ltd. | Substrate for mounting semiconductor, semiconductor device and method for manufacturing semiconductor device |
| JP2012160707A (ja) * | 2011-01-28 | 2012-08-23 | Samsung Electronics Co Ltd | 積層半導体チップ、半導体装置およびこれらの製造方法 |
| JP2013183002A (ja) * | 2012-03-01 | 2013-09-12 | Ibiden Co Ltd | 電子部品 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20090048362A (ko) | 2009-05-13 |
| TW200921821A (en) | 2009-05-16 |
| US20090121334A1 (en) | 2009-05-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2009117767A (ja) | 半導体装置の製造方法及びそれにより製造した半導体装置 | |
| US11508776B2 (en) | Image sensor semiconductor packages and related methods | |
| JP4926692B2 (ja) | 配線基板及びその製造方法と半導体装置 | |
| JP5579402B2 (ja) | 半導体装置及びその製造方法並びに電子装置 | |
| TWI384630B (zh) | 製造電子部件封裝結構之方法 | |
| US9040361B2 (en) | Chip scale package with electronic component received in encapsulant, and fabrication method thereof | |
| US10002823B2 (en) | Packaging substrate and method of fabricating the same | |
| US8334174B2 (en) | Chip scale package and fabrication method thereof | |
| JP2007521656A (ja) | 半導体パッケージのためのリード・フレーム・ルーティングされたチップ・パッド | |
| JP2008218979A (ja) | 電子パッケージ及びその製造方法 | |
| JP5980566B2 (ja) | 半導体装置及びその製造方法 | |
| CN112071821B (zh) | 半导体封装基板及其制法与电子封装件 | |
| US11205644B2 (en) | Method for fabricating electronic package | |
| KR101697684B1 (ko) | 임베딩된 다이를 갖는 집적 회로 패키지 내의 열 비아들 | |
| TWI550732B (zh) | 晶片封裝結構的製作方法 | |
| KR20030085449A (ko) | 개량된 플립 칩 패키지 | |
| KR20070051165A (ko) | 프리 솔더 범프를 갖는 반도체 패키지와, 그를 이용한 적층패키지 및 그의 제조 방법 | |
| KR101340348B1 (ko) | 마스크 패턴을 이용한 칩 내장형 패키지 기판 및 그 제조방법 | |
| JP2004193274A (ja) | 電子部品実装構造及びその製造方法 | |
| US20250087572A1 (en) | Electronic package and fabricating method thereof | |
| KR101376765B1 (ko) | 인터포저가 필요없는 몰딩 패키지 제조 방법 | |
| JP4133782B2 (ja) | 電子部品実装構造及びその製造方法 | |
| WO2014171403A1 (ja) | 半導体装置 | |
| JP2005223366A (ja) | 半導体装置及びその製造方法 | |
| JP2005260266A (ja) | 半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100916 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100916 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20110519 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120821 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20130129 |