JP2008112993A - 回路基板の製造方法 - Google Patents
回路基板の製造方法 Download PDFInfo
- Publication number
- JP2008112993A JP2008112993A JP2007271056A JP2007271056A JP2008112993A JP 2008112993 A JP2008112993 A JP 2008112993A JP 2007271056 A JP2007271056 A JP 2007271056A JP 2007271056 A JP2007271056 A JP 2007271056A JP 2008112993 A JP2008112993 A JP 2008112993A
- Authority
- JP
- Japan
- Prior art keywords
- circuit pattern
- carrier
- insulating layer
- insulating
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/20—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0058—Laminating printed circuit boards onto other substrates, e.g. metallic substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4682—Manufacture of core-less build-up multilayer circuits on a temporary carrier or on a metal foil
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0388—Other aspects of conductors
- H05K2201/0394—Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09481—Via in pad; Pad over filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
- H05K2201/09518—Deep blind vias, i.e. blind vias connecting the surface circuit to circuit layers deeper than the first buried circuit layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09563—Metal filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/01—Tools for processing; Objects used during processing
- H05K2203/0147—Carriers and holders
- H05K2203/0152—Temporary metallic carrier, e.g. for transferring material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0376—Etching temporary metallic carrier substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49128—Assembling formed circuit to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
【解決手段】回路基板の製造方法は、(a)絶縁層及び第1シード層が順次積層されたキャリア(carrier)の絶縁層に第1回路パターンを形成する段階と、(b)第1回路パターンの形成されたキャリアの一面が絶縁基板と対向するように積層して圧着する段階と、(c)キャリアを除去し第1回路パターン及び絶縁層を絶縁基板に移す段階と、及び(d)絶縁基板に移された絶縁層に第2回路パターンを形成する段階とを含む。
【選択図】図3
Description
14 絶縁層
16 キャリア
18 メッキレジスト
20 伝導性物質
22 第1回路パターン
24 絶縁基板
26 第2シード層
28 ビアホール
30 第2回路パターン
32 ソルダレジスト
Claims (8)
- (a)絶縁層及び第1シード層が順次積層されたキャリア(carrier)の前記絶縁層に第1回路パターンを形成する段階と、
(b)前記第1回路パターンが形成された前記キャリアの一面を絶縁基板と対向するように積層して圧着する段階と、
(c)前記キャリアを除去し、前記第1回路パターン及び前記絶縁層を前記絶縁基板に移す段階と、及び
(d)前記絶縁基板に移された前記絶縁層に第2回路パターンを形成する段階と
を含む回路基板の製造方法。 - 前記段階(a)の前記絶縁層は、前記キャリアに20μmないし25μmの厚さに形成することを特徴とする請求項1に記載の回路基板の製造方法。
- 前記段階(a)の前記絶縁層は、前記キャリアに絶縁フィルムを接着することで形成されることを特徴とする請求項1に記載の回路基板の製造方法。
- 前記段階(a)は、
(a1)前記第1シード層に選択的にメッキレジストを形成し、前記第1回路パターンに対応する凹型のパターンを形成する段階と、
(a2)電解メッキを行い前記凹型のパターンに伝導性材料を充填する段階と、
(a3)前記メッキレジストを除去する段階と、及び
(a4)非活性された前記第1シード層を除去する段階と
を含むことを特徴とする請求項1に記載の回路基板の製造方法。 - 前記キャリアは金属板であり、
前記段階(c)は、
前記金属板をエッチングすることで行われることを特徴とする請求項1に記載の回路基板の製造方法。 - 前記段階(d)は、
(d1)前記絶縁層に第2シード層を形成する段階と、
(d2)前記第2シード層に選択的にメッキレジストを形成して前記第2回路パターンに対応する凹型のパターンを形成する段階と、
(d3)電解メッキを行い前記凹型のパターンに伝導性材料を充填する段階と、
(d4)前記メッキレジストを除去する段階と、及び
(d5)非活性された前記第2シード層を除去する段階と
を含むことを特徴とする請求項1に記載の回路基板の製造方法。 - 前記段階(a)は、
(f)二つのキャリアの前記絶縁層のそれぞれに第1回路パターンを形成する段階を含み、
前記段階(b)は、
(g)前記絶縁基板の両面と前記第1回路パターンが形成された二つのキャリアの一面とがそれぞれ対向するように積層して圧着する段階を含み、
前記段階(c)は、
(h)前記二つのキャリアを除去する段階を含み、
前記段階(d)は、
(i)前記絶縁層の他面のそれぞれに第2回路パターンを形成する段階を含むことを特徴とする請求項1に記載の回路基板の製造方法。 - 前記段階(i)の前に、
(j)前記絶縁基板にビアホール(via hall)を形成する段階をさらに含み、
前記段階(i)の後に、
(k)前記絶縁基板に選択的にソルダレジストを塗布する段階をさらに含むことを特徴とする請求項7に記載の回路基板の製造方法。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020060105924A KR100782407B1 (ko) | 2006-10-30 | 2006-10-30 | 회로기판 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2008112993A true JP2008112993A (ja) | 2008-05-15 |
JP4555852B2 JP4555852B2 (ja) | 2010-10-06 |
Family
ID=39139711
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007271056A Expired - Fee Related JP4555852B2 (ja) | 2006-10-30 | 2007-10-18 | 回路基板の製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7937833B2 (ja) |
JP (1) | JP4555852B2 (ja) |
KR (1) | KR100782407B1 (ja) |
CN (1) | CN101175378B (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101025520B1 (ko) * | 2008-11-26 | 2011-04-04 | 삼성전기주식회사 | 다층 인쇄회로기판 제조방법 |
JP2015204379A (ja) * | 2014-04-14 | 2015-11-16 | イビデン株式会社 | プリント配線板 |
JP2019080048A (ja) * | 2017-10-24 | 2019-05-23 | 三星電子株式会社Samsung Electronics Co.,Ltd. | 印刷回路基板及びそれを含む半導体パッケージ |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100887382B1 (ko) * | 2007-03-28 | 2009-03-06 | 삼성전기주식회사 | 인쇄회로기판 제조방법 |
TW200948238A (en) * | 2008-05-13 | 2009-11-16 | Unimicron Technology Corp | Structure and manufacturing process for circuit board |
KR100997199B1 (ko) * | 2008-07-21 | 2010-11-29 | 삼성전기주식회사 | 전자소자 내장형 인쇄회로기판 제조방법 |
KR100993342B1 (ko) * | 2008-09-03 | 2010-11-10 | 삼성전기주식회사 | 인쇄회로기판 및 그 제조방법 |
KR101009157B1 (ko) * | 2008-11-13 | 2011-01-18 | 삼성전기주식회사 | 회로형성용 캐리어 부재 및 이를 이용한 인쇄회로기판의 제조방법 |
KR101021069B1 (ko) | 2008-12-23 | 2011-03-11 | 안복만 | 알루미늄 방열구조를 구비한 양면 전자회로의 형성방법 |
KR20110037332A (ko) * | 2009-10-06 | 2011-04-13 | 삼성전기주식회사 | 인쇄회로기판 및 그 제조방법 |
KR101012403B1 (ko) | 2009-10-19 | 2011-02-09 | 삼성전기주식회사 | 인쇄회로기판 및 그 제조방법 |
KR101158494B1 (ko) * | 2009-11-25 | 2012-06-21 | 엘지이노텍 주식회사 | 인쇄회로기판 및 그 제조방법 |
KR101203965B1 (ko) * | 2009-11-25 | 2012-11-26 | 엘지이노텍 주식회사 | 인쇄회로기판 및 그 제조방법 |
KR101115461B1 (ko) | 2010-05-11 | 2012-02-24 | 엘지이노텍 주식회사 | 매립형 인쇄회로기판 및 그 제조방법 |
KR101148735B1 (ko) * | 2010-07-15 | 2012-05-23 | 삼성전기주식회사 | 인쇄회로기판 및 그 제조방법 |
CN103984205B (zh) * | 2011-10-21 | 2018-04-27 | 联胜(中国)科技有限公司 | 薄膜图案的制作方法及基板结构 |
CN102933031A (zh) * | 2012-11-14 | 2013-02-13 | 东莞市五株电子科技有限公司 | 印刷电路板及其制作工艺 |
JP2017028079A (ja) * | 2015-07-22 | 2017-02-02 | イビデン株式会社 | プリント配線板の製造方法およびプリント配線板 |
CN108933089A (zh) * | 2017-05-25 | 2018-12-04 | 无锡华润安盛科技有限公司 | 一种集成电路封装结构及其制造方法 |
CN110062533B (zh) * | 2019-04-16 | 2022-03-18 | 安庆北化大科技园有限公司 | 一种基于电聚合技术在线路板阻焊油墨选择性印刷中的应用 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000077848A (ja) * | 1998-08-31 | 2000-03-14 | Hitachi Ltd | 多層配線層の製造方法 |
JP2002171066A (ja) * | 2000-11-30 | 2002-06-14 | Hitachi Ltd | 多層配線基板の製造方法 |
JP2004247391A (ja) * | 2003-02-12 | 2004-09-02 | Toray Ind Inc | 回路基板の製造方法 |
WO2004089049A1 (ja) * | 2003-03-28 | 2004-10-14 | Tdk Corporation | 多層基板およびその製造方法 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL190034A (ja) * | 1953-08-17 | |||
JPH0194695A (ja) * | 1987-10-06 | 1989-04-13 | Meiko Denshi Kogyo Kk | 導体回路板の製造方法 |
JPH07235755A (ja) * | 1994-02-25 | 1995-09-05 | Hitachi Ltd | プリント配線基板の製法 |
JP3750140B2 (ja) * | 1994-05-10 | 2006-03-01 | 日立化成工業株式会社 | 配線板の製造法 |
JP4576670B2 (ja) * | 2000-06-07 | 2010-11-10 | パナソニック株式会社 | セラミック基板の製造方法 |
US6815709B2 (en) * | 2001-05-23 | 2004-11-09 | International Business Machines Corporation | Structure having flush circuitry features and method of making |
JP4346541B2 (ja) * | 2004-11-26 | 2009-10-21 | 日東電工株式会社 | 配線回路基板およびその製造方法 |
JP2006229115A (ja) | 2005-02-21 | 2006-08-31 | North:Kk | 配線基板製造用金属部材と、それを用いた配線基板の製造方法 |
-
2006
- 2006-10-30 KR KR1020060105924A patent/KR100782407B1/ko not_active IP Right Cessation
-
2007
- 2007-10-18 JP JP2007271056A patent/JP4555852B2/ja not_active Expired - Fee Related
- 2007-10-19 US US11/976,072 patent/US7937833B2/en not_active Expired - Fee Related
- 2007-10-23 CN CN200710165661XA patent/CN101175378B/zh not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000077848A (ja) * | 1998-08-31 | 2000-03-14 | Hitachi Ltd | 多層配線層の製造方法 |
JP2002171066A (ja) * | 2000-11-30 | 2002-06-14 | Hitachi Ltd | 多層配線基板の製造方法 |
JP2004247391A (ja) * | 2003-02-12 | 2004-09-02 | Toray Ind Inc | 回路基板の製造方法 |
WO2004089049A1 (ja) * | 2003-03-28 | 2004-10-14 | Tdk Corporation | 多層基板およびその製造方法 |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101025520B1 (ko) * | 2008-11-26 | 2011-04-04 | 삼성전기주식회사 | 다층 인쇄회로기판 제조방법 |
JP2015204379A (ja) * | 2014-04-14 | 2015-11-16 | イビデン株式会社 | プリント配線板 |
JP2019080048A (ja) * | 2017-10-24 | 2019-05-23 | 三星電子株式会社Samsung Electronics Co.,Ltd. | 印刷回路基板及びそれを含む半導体パッケージ |
JP7219571B2 (ja) | 2017-10-24 | 2023-02-08 | 三星電子株式会社 | 印刷回路基板及びそれを含む半導体パッケージ |
Also Published As
Publication number | Publication date |
---|---|
CN101175378A (zh) | 2008-05-07 |
US20080098597A1 (en) | 2008-05-01 |
US7937833B2 (en) | 2011-05-10 |
KR100782407B1 (ko) | 2007-12-05 |
JP4555852B2 (ja) | 2010-10-06 |
CN101175378B (zh) | 2010-09-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4555852B2 (ja) | 回路基板の製造方法 | |
JP4558776B2 (ja) | 回路基板の製造方法 | |
KR100965339B1 (ko) | 전자부품 내장형 인쇄회로기판 및 그 제조방법 | |
JP2658661B2 (ja) | 多層印刷配線板の製造方法 | |
JP4876272B2 (ja) | 印刷回路基板及びその製造方法 | |
JP2007142403A (ja) | プリント基板及びその製造方法 | |
JP2009088469A (ja) | 印刷回路基板及びその製造方法 | |
JP2007324559A (ja) | ファインピッチを有するマルチレイヤー回路板及びその製作方法 | |
JP2011159855A (ja) | 局所多層回路基板、および局所多層回路基板の製造方法 | |
JP2009278060A (ja) | 印刷回路基板及びその製造方法 | |
KR100751470B1 (ko) | 다층 기판 및 그 제조 방법 | |
US20120175162A1 (en) | Printed circuit board | |
JP2008263188A (ja) | 回路基板の製造方法 | |
KR100993342B1 (ko) | 인쇄회로기판 및 그 제조방법 | |
JP2007208229A (ja) | 多層配線基板の製造方法 | |
JP2008016805A (ja) | 印刷回路基板及びその製造方法 | |
JP4508141B2 (ja) | ステンレス転写基材、メッキ回路層付きステンレス転写基材 | |
JP2011222962A (ja) | プリント基板およびその製造方法 | |
KR100651423B1 (ko) | 경연성 다층 인쇄회로기판의 제조 방법 | |
KR100651422B1 (ko) | 일괄 적층 방식을 이용한 다층 인쇄회로기판의 제조 방법 | |
KR100796981B1 (ko) | 인쇄회로기판 제조방법 | |
US20100193232A1 (en) | Printed circuit board and method of manufacturing the same | |
US20230063719A1 (en) | Method for manufacturing wiring substrate | |
JP2008141033A (ja) | 多層プリント配線板およびその製造方法 | |
JPH11191482A (ja) | プリント配線板の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100119 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100401 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20100713 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100716 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130723 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |