JP2007501524A - 全体的な設計目標を達成すべく、半導体デバイス中のキャリア移動度の可変な半導体デバイス - Google Patents

全体的な設計目標を達成すべく、半導体デバイス中のキャリア移動度の可変な半導体デバイス Download PDF

Info

Publication number
JP2007501524A
JP2007501524A JP2006522626A JP2006522626A JP2007501524A JP 2007501524 A JP2007501524 A JP 2007501524A JP 2006522626 A JP2006522626 A JP 2006522626A JP 2006522626 A JP2006522626 A JP 2006522626A JP 2007501524 A JP2007501524 A JP 2007501524A
Authority
JP
Japan
Prior art keywords
fin
gate
insulating layer
finfet
carrier mobility
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2006522626A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007501524A5 (enExample
Inventor
ユ ビン
エス. アーメド シブリー
ワン ハイホン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of JP2007501524A publication Critical patent/JP2007501524A/ja
Publication of JP2007501524A5 publication Critical patent/JP2007501524A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/201Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI
    • H10D86/215Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI comprising FinFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/024Manufacture or treatment of FETs having insulated gates [IGFET] of fin field-effect transistors [FinFET]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/62Fin field-effect transistors [FinFET]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6729Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6733Multi-gate TFTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6729Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6735Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes having gates fully surrounding the channels, e.g. gate-all-around
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0193Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices the components including FinFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85Complementary IGFETs, e.g. CMOS
    • H10D84/853Complementary IGFETs, e.g. CMOS comprising FinFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01Manufacture or treatment
    • H10D86/011Manufacture or treatment comprising FinFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/201Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI

Landscapes

  • Thin Film Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Chemical Or Physical Treatment Of Fibers (AREA)
JP2006522626A 2003-08-05 2004-07-28 全体的な設計目標を達成すべく、半導体デバイス中のキャリア移動度の可変な半導体デバイス Pending JP2007501524A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/633,504 US7095065B2 (en) 2003-08-05 2003-08-05 Varying carrier mobility in semiconductor devices to achieve overall design goals
PCT/US2004/024590 WO2005034207A2 (en) 2003-08-05 2004-07-28 Varying carrier mobility on finfet active surfaces to achieve overall design goals

Publications (2)

Publication Number Publication Date
JP2007501524A true JP2007501524A (ja) 2007-01-25
JP2007501524A5 JP2007501524A5 (enExample) 2007-08-02

Family

ID=34115850

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006522626A Pending JP2007501524A (ja) 2003-08-05 2004-07-28 全体的な設計目標を達成すべく、半導体デバイス中のキャリア移動度の可変な半導体デバイス

Country Status (8)

Country Link
US (1) US7095065B2 (enExample)
JP (1) JP2007501524A (enExample)
KR (1) KR101042713B1 (enExample)
CN (1) CN1826696B (enExample)
DE (1) DE112004001442T5 (enExample)
GB (1) GB2419234B (enExample)
TW (1) TWI363421B (enExample)
WO (1) WO2005034207A2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11670675B2 (en) 2020-12-04 2023-06-06 United Semiconductor Japan Co., Ltd. Semiconductor device

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6855607B2 (en) * 2003-06-12 2005-02-15 Advanced Micro Devices, Inc. Multi-step chemical mechanical polishing of a gate area in a FinFET
US6946377B2 (en) * 2003-10-29 2005-09-20 Texas Instruments Incorporated Multiple-gate MOSFET device with lithography independent silicon body thickness and methods for fabricating the same
US7087471B2 (en) * 2004-03-15 2006-08-08 International Business Machines Corporation Locally thinned fins
FR2899017A1 (fr) * 2006-03-21 2007-09-28 St Microelectronics Sa Procede de realisation d'un transistor a canal comprenant du germanium
JP2009535800A (ja) * 2006-04-26 2009-10-01 エヌエックスピー ビー ヴィ 不揮発性メモリデバイス
US7517764B2 (en) * 2006-06-29 2009-04-14 International Business Machines Corporation Bulk FinFET device
US8883597B2 (en) * 2007-07-31 2014-11-11 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabrication of a FinFET element
FR2928029B1 (fr) * 2008-02-27 2011-04-08 St Microelectronics Crolles 2 Procede de fabrication d'un dispositif semi-conducteur a grille enterree et circuit integre correspondant.
FR2928028B1 (fr) * 2008-02-27 2011-07-15 St Microelectronics Crolles 2 Procede de fabrication d'un dispositif semi-conducteur a grille enterree et circuit integre correspondant.
JP5718585B2 (ja) * 2010-05-19 2015-05-13 ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. 半導体装置及びその製造方法、並びにデータ処理システム
US20120146101A1 (en) * 2010-12-13 2012-06-14 Chun-Hsien Lin Multi-gate transistor devices and manufacturing method thereof
US9059001B2 (en) * 2011-12-16 2015-06-16 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device with biased feature
CN113345952B (zh) 2011-12-22 2025-05-13 英特尔公司 具有颈状半导体主体的半导体器件以及形成不同宽度的半导体主体的方法
CN103474461B (zh) * 2012-06-06 2016-01-06 中芯国际集成电路制造(上海)有限公司 鳍式场效应管及其形成方法
US8841189B1 (en) * 2013-06-14 2014-09-23 International Business Machines Corporation Transistor having all-around source/drain metal contact channel stressor and method to fabricate same
US9425275B2 (en) 2014-06-13 2016-08-23 Samsung Electronics Co., Ltd. Integrated circuit chips having field effect transistors with different gate designs
US9112032B1 (en) * 2014-06-16 2015-08-18 Globalfoundries Inc. Methods of forming replacement gate structures on semiconductor devices
US9590074B1 (en) * 2015-12-05 2017-03-07 International Business Machines Corporation Method to prevent lateral epitaxial growth in semiconductor devices
US10879125B2 (en) 2018-12-27 2020-12-29 Nanya Technology Corporation FinFET structure and method of manufacturing the same
CN115669260A (zh) * 2021-05-12 2023-01-31 长江存储科技有限责任公司 具有三维晶体管的存储器外围电路及其形成方法
CN113764348B (zh) * 2021-09-07 2023-06-16 上海集成电路装备材料产业创新中心有限公司 鳍式半导体器件的制备方法

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61112364A (ja) * 1984-11-07 1986-05-30 Hitachi Ltd 半導体装置
JPH03250770A (ja) * 1990-02-28 1991-11-08 Sony Corp 半導体装置
JPH06342911A (ja) * 1993-06-01 1994-12-13 Oki Electric Ind Co Ltd 半導体装置の製造方法
JP2001093987A (ja) * 1999-07-29 2001-04-06 Stmicroelectronics Inc Si基板上のGaAs/Geの新規なCMOS回路
JP2002118255A (ja) * 2000-07-31 2002-04-19 Toshiba Corp 半導体装置およびその製造方法
JP2002151688A (ja) * 2000-08-28 2002-05-24 Mitsubishi Electric Corp Mos型半導体装置およびその製造方法
US20020197803A1 (en) * 2001-06-21 2002-12-26 Amberwave Systems Corporation Enhancement of p-type metal-oxide-semiconductor field effect transistors
JP2003163356A (ja) * 2001-10-05 2003-06-06 Internatl Business Mach Corp <Ibm> 二重ゲート・トランジスタおよびその製造方法
JP2003188273A (ja) * 2001-12-13 2003-07-04 Tadahiro Omi 相補型mis装置
US20040110331A1 (en) * 2002-12-06 2004-06-10 Yee-Chia Yeo CMOS inverters configured using multiple-gate transistors

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5391506A (en) 1992-01-31 1995-02-21 Kawasaki Steel Corporation Manufacturing method for semiconductor devices with source/drain formed in substrate projection.
US20020011612A1 (en) 2000-07-31 2002-01-31 Kabushiki Kaisha Toshiba Semiconductor device and method for manufacturing the same
US6657259B2 (en) 2001-12-04 2003-12-02 International Business Machines Corporation Multiple-plane FinFET CMOS
US6909147B2 (en) * 2003-05-05 2005-06-21 International Business Machines Corporation Multi-height FinFETS

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61112364A (ja) * 1984-11-07 1986-05-30 Hitachi Ltd 半導体装置
JPH03250770A (ja) * 1990-02-28 1991-11-08 Sony Corp 半導体装置
JPH06342911A (ja) * 1993-06-01 1994-12-13 Oki Electric Ind Co Ltd 半導体装置の製造方法
JP2001093987A (ja) * 1999-07-29 2001-04-06 Stmicroelectronics Inc Si基板上のGaAs/Geの新規なCMOS回路
JP2002118255A (ja) * 2000-07-31 2002-04-19 Toshiba Corp 半導体装置およびその製造方法
JP2002151688A (ja) * 2000-08-28 2002-05-24 Mitsubishi Electric Corp Mos型半導体装置およびその製造方法
US20020197803A1 (en) * 2001-06-21 2002-12-26 Amberwave Systems Corporation Enhancement of p-type metal-oxide-semiconductor field effect transistors
JP2003163356A (ja) * 2001-10-05 2003-06-06 Internatl Business Mach Corp <Ibm> 二重ゲート・トランジスタおよびその製造方法
JP2003188273A (ja) * 2001-12-13 2003-07-04 Tadahiro Omi 相補型mis装置
US20040110331A1 (en) * 2002-12-06 2004-06-10 Yee-Chia Yeo CMOS inverters configured using multiple-gate transistors

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11670675B2 (en) 2020-12-04 2023-06-06 United Semiconductor Japan Co., Ltd. Semiconductor device

Also Published As

Publication number Publication date
US20050029603A1 (en) 2005-02-10
WO2005034207A2 (en) 2005-04-14
KR101042713B1 (ko) 2011-06-20
CN1826696B (zh) 2011-01-26
DE112004001442T5 (de) 2006-06-08
US7095065B2 (en) 2006-08-22
WO2005034207A3 (en) 2005-06-30
GB0526405D0 (en) 2006-02-08
TW200509390A (en) 2005-03-01
KR20060054420A (ko) 2006-05-22
TWI363421B (en) 2012-05-01
GB2419234B (en) 2007-02-21
GB2419234A (en) 2006-04-19
CN1826696A (zh) 2006-08-30

Similar Documents

Publication Publication Date Title
US6787439B2 (en) Method using planarizing gate material to improve gate critical dimension in semiconductor devices
US6645797B1 (en) Method for forming fins in a FinFET device using sacrificial carbon layer
US6709982B1 (en) Double spacer FinFET formation
KR100532353B1 (ko) 핀 전계 효과 트랜지스터 및 그 제조방법
KR101504311B1 (ko) 맨드렐 산화 공정을 사용하여 finfet 반도체 디바이스용 핀들을 형성하는 방법
US7256455B2 (en) Double gate semiconductor device having a metal gate
KR101637679B1 (ko) Fⅰnfet을 형성하기 위한 메커니즘들을 포함하는 반도체 디바이스및 그 형성 방법
JP5409997B2 (ja) FinFETデバイス中にゲートを形成する方法、および半導体デバイスの製造方法
KR101042713B1 (ko) 전체 설계 목적들을 달성하기 위해 핀펫 활성 표면들 상의 캐리어 이동도의 가변
US6706571B1 (en) Method for forming multiple structures in a semiconductor device
US6787854B1 (en) Method for forming a fin in a finFET device
KR101112046B1 (ko) 자기 정렬된 다마신 게이트
US6998301B1 (en) Method for forming a tri-gate MOSFET
JP2006505950A (ja) 分離した複数のゲートを有するダブルゲート半導体デバイス
US20070048947A1 (en) Multi-structured Si-fin and method of manufacture
US20060170066A1 (en) Hybrid-fet and its application as sram
US6911697B1 (en) Semiconductor device having a thin fin and raised source/drain areas
CN116230738A (zh) 制造半导体器件的方法和半导体器件
US7416925B2 (en) Doped structure for finfet devices
TW202245065A (zh) 半導體裝置
KR100491979B1 (ko) 초미세 채널 전계 효과 트랜지스터 및 그 제조방법
KR102879581B1 (ko) 최하부 유전체 아이솔레이션 층들을 형성하는 방법
US7112847B1 (en) Smooth fin topology in a FinFET device

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070613

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070613

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20100421

RD05 Notification of revocation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7425

Effective date: 20100902

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110415

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110427

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20110727

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110803

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110829

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120314

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20120822