CN1826696B - 在半导体器件中改变载流子迁移率以达到整体设计目标 - Google Patents
在半导体器件中改变载流子迁移率以达到整体设计目标 Download PDFInfo
- Publication number
- CN1826696B CN1826696B CN200480021176XA CN200480021176A CN1826696B CN 1826696 B CN1826696 B CN 1826696B CN 200480021176X A CN200480021176X A CN 200480021176XA CN 200480021176 A CN200480021176 A CN 200480021176A CN 1826696 B CN1826696 B CN 1826696B
- Authority
- CN
- China
- Prior art keywords
- fin
- gate
- width
- finfet
- devices
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/201—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI
- H10D86/215—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI comprising FinFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/024—Manufacture or treatment of FETs having insulated gates [IGFET] of fin field-effect transistors [FinFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/62—Fin field-effect transistors [FinFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
- H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
- H10D30/6733—Multi-gate TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
- H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
- H10D30/6735—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes having gates fully surrounding the channels, e.g. gate-all-around
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
- H10D84/0193—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices the components including FinFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
- H10D84/853—Complementary IGFETs, e.g. CMOS comprising FinFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/01—Manufacture or treatment
- H10D86/011—Manufacture or treatment comprising FinFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/201—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI
Landscapes
- Thin Film Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Chemical Or Physical Treatment Of Fibers (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/633,504 | 2003-08-05 | ||
| US10/633,504 US7095065B2 (en) | 2003-08-05 | 2003-08-05 | Varying carrier mobility in semiconductor devices to achieve overall design goals |
| PCT/US2004/024590 WO2005034207A2 (en) | 2003-08-05 | 2004-07-28 | Varying carrier mobility on finfet active surfaces to achieve overall design goals |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1826696A CN1826696A (zh) | 2006-08-30 |
| CN1826696B true CN1826696B (zh) | 2011-01-26 |
Family
ID=34115850
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200480021176XA Expired - Lifetime CN1826696B (zh) | 2003-08-05 | 2004-07-28 | 在半导体器件中改变载流子迁移率以达到整体设计目标 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US7095065B2 (enExample) |
| JP (1) | JP2007501524A (enExample) |
| KR (1) | KR101042713B1 (enExample) |
| CN (1) | CN1826696B (enExample) |
| DE (1) | DE112004001442T5 (enExample) |
| GB (1) | GB2419234B (enExample) |
| TW (1) | TWI363421B (enExample) |
| WO (1) | WO2005034207A2 (enExample) |
Families Citing this family (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6855607B2 (en) * | 2003-06-12 | 2005-02-15 | Advanced Micro Devices, Inc. | Multi-step chemical mechanical polishing of a gate area in a FinFET |
| US6946377B2 (en) * | 2003-10-29 | 2005-09-20 | Texas Instruments Incorporated | Multiple-gate MOSFET device with lithography independent silicon body thickness and methods for fabricating the same |
| US7087471B2 (en) * | 2004-03-15 | 2006-08-08 | International Business Machines Corporation | Locally thinned fins |
| FR2899017A1 (fr) * | 2006-03-21 | 2007-09-28 | St Microelectronics Sa | Procede de realisation d'un transistor a canal comprenant du germanium |
| US8159018B2 (en) * | 2006-04-26 | 2012-04-17 | Nxp B.V. | Non-volatile memory device |
| US7517764B2 (en) * | 2006-06-29 | 2009-04-14 | International Business Machines Corporation | Bulk FinFET device |
| US8883597B2 (en) * | 2007-07-31 | 2014-11-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabrication of a FinFET element |
| FR2928028B1 (fr) * | 2008-02-27 | 2011-07-15 | St Microelectronics Crolles 2 | Procede de fabrication d'un dispositif semi-conducteur a grille enterree et circuit integre correspondant. |
| FR2928029B1 (fr) * | 2008-02-27 | 2011-04-08 | St Microelectronics Crolles 2 | Procede de fabrication d'un dispositif semi-conducteur a grille enterree et circuit integre correspondant. |
| JP5718585B2 (ja) * | 2010-05-19 | 2015-05-13 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | 半導体装置及びその製造方法、並びにデータ処理システム |
| US20120146101A1 (en) * | 2010-12-13 | 2012-06-14 | Chun-Hsien Lin | Multi-gate transistor devices and manufacturing method thereof |
| US9059001B2 (en) * | 2011-12-16 | 2015-06-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device with biased feature |
| CN113345952B (zh) | 2011-12-22 | 2025-05-13 | 英特尔公司 | 具有颈状半导体主体的半导体器件以及形成不同宽度的半导体主体的方法 |
| CN103474461B (zh) * | 2012-06-06 | 2016-01-06 | 中芯国际集成电路制造(上海)有限公司 | 鳍式场效应管及其形成方法 |
| US8841189B1 (en) * | 2013-06-14 | 2014-09-23 | International Business Machines Corporation | Transistor having all-around source/drain metal contact channel stressor and method to fabricate same |
| US9425275B2 (en) | 2014-06-13 | 2016-08-23 | Samsung Electronics Co., Ltd. | Integrated circuit chips having field effect transistors with different gate designs |
| US9112032B1 (en) * | 2014-06-16 | 2015-08-18 | Globalfoundries Inc. | Methods of forming replacement gate structures on semiconductor devices |
| US9590074B1 (en) | 2015-12-05 | 2017-03-07 | International Business Machines Corporation | Method to prevent lateral epitaxial growth in semiconductor devices |
| US10879125B2 (en) * | 2018-12-27 | 2020-12-29 | Nanya Technology Corporation | FinFET structure and method of manufacturing the same |
| US11670675B2 (en) | 2020-12-04 | 2023-06-06 | United Semiconductor Japan Co., Ltd. | Semiconductor device |
| CN115669260A (zh) * | 2021-05-12 | 2023-01-31 | 长江存储科技有限责任公司 | 具有三维晶体管的存储器外围电路及其形成方法 |
| CN113764348B (zh) * | 2021-09-07 | 2023-06-16 | 上海集成电路装备材料产业创新中心有限公司 | 鳍式半导体器件的制备方法 |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61112364A (ja) * | 1984-11-07 | 1986-05-30 | Hitachi Ltd | 半導体装置 |
| JPH03250770A (ja) * | 1990-02-28 | 1991-11-08 | Sony Corp | 半導体装置 |
| US5391506A (en) | 1992-01-31 | 1995-02-21 | Kawasaki Steel Corporation | Manufacturing method for semiconductor devices with source/drain formed in substrate projection. |
| JPH06342911A (ja) * | 1993-06-01 | 1994-12-13 | Oki Electric Ind Co Ltd | 半導体装置の製造方法 |
| US6563143B2 (en) * | 1999-07-29 | 2003-05-13 | Stmicroelectronics, Inc. | CMOS circuit of GaAs/Ge on Si substrate |
| US20020011612A1 (en) | 2000-07-31 | 2002-01-31 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
| JP2002118255A (ja) * | 2000-07-31 | 2002-04-19 | Toshiba Corp | 半導体装置およびその製造方法 |
| JP2002151688A (ja) * | 2000-08-28 | 2002-05-24 | Mitsubishi Electric Corp | Mos型半導体装置およびその製造方法 |
| JP2004531901A (ja) * | 2001-06-21 | 2004-10-14 | マサチューセッツ インスティテュート オブ テクノロジー | 歪み半導体層を備えたmosfet |
| US6492212B1 (en) * | 2001-10-05 | 2002-12-10 | International Business Machines Corporation | Variable threshold voltage double gated transistors and method of fabrication |
| US6657259B2 (en) | 2001-12-04 | 2003-12-02 | International Business Machines Corporation | Multiple-plane FinFET CMOS |
| JP4265882B2 (ja) * | 2001-12-13 | 2009-05-20 | 忠弘 大見 | 相補型mis装置 |
| US7214991B2 (en) | 2002-12-06 | 2007-05-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | CMOS inverters configured using multiple-gate transistors |
| US6909147B2 (en) * | 2003-05-05 | 2005-06-21 | International Business Machines Corporation | Multi-height FinFETS |
-
2003
- 2003-08-05 US US10/633,504 patent/US7095065B2/en not_active Expired - Lifetime
-
2004
- 2004-07-28 KR KR1020067002327A patent/KR101042713B1/ko not_active Expired - Fee Related
- 2004-07-28 GB GB0526405A patent/GB2419234B/en not_active Expired - Fee Related
- 2004-07-28 JP JP2006522626A patent/JP2007501524A/ja active Pending
- 2004-07-28 WO PCT/US2004/024590 patent/WO2005034207A2/en not_active Ceased
- 2004-07-28 DE DE112004001442T patent/DE112004001442T5/de not_active Withdrawn
- 2004-07-28 CN CN200480021176XA patent/CN1826696B/zh not_active Expired - Lifetime
- 2004-08-03 TW TW093123171A patent/TWI363421B/zh not_active IP Right Cessation
Non-Patent Citations (1)
| Title |
|---|
| F. Daugé等.CHANNELS SEPARATION IN FINFETs.ULIS’2003 Workshop.2003,第3,20页. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1826696A (zh) | 2006-08-30 |
| KR101042713B1 (ko) | 2011-06-20 |
| WO2005034207A3 (en) | 2005-06-30 |
| DE112004001442T5 (de) | 2006-06-08 |
| GB0526405D0 (en) | 2006-02-08 |
| TWI363421B (en) | 2012-05-01 |
| GB2419234B (en) | 2007-02-21 |
| TW200509390A (en) | 2005-03-01 |
| KR20060054420A (ko) | 2006-05-22 |
| JP2007501524A (ja) | 2007-01-25 |
| US7095065B2 (en) | 2006-08-22 |
| US20050029603A1 (en) | 2005-02-10 |
| WO2005034207A2 (en) | 2005-04-14 |
| GB2419234A (en) | 2006-04-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1826696B (zh) | 在半导体器件中改变载流子迁移率以达到整体设计目标 | |
| US11855090B2 (en) | High performance MOSFETs having varying channel structures | |
| US10756175B2 (en) | Inner spacer formation and contact resistance reduction in nanosheet transistors | |
| US7256455B2 (en) | Double gate semiconductor device having a metal gate | |
| CN100505182C (zh) | 磨平栅极材料以改善半导体装置中的栅极特征尺寸的方法 | |
| US11062937B2 (en) | Dielectric isolation for nanosheet devices | |
| US6645797B1 (en) | Method for forming fins in a FinFET device using sacrificial carbon layer | |
| KR101637679B1 (ko) | Fⅰnfet을 형성하기 위한 메커니즘들을 포함하는 반도체 디바이스및 그 형성 방법 | |
| US10903369B2 (en) | Transistor channel having vertically stacked nanosheets coupled by fin-shaped bridge regions | |
| US10957799B2 (en) | Transistor channel having vertically stacked nanosheets coupled by fin-shaped bridge regions | |
| US10367061B1 (en) | Replacement metal gate and inner spacer formation in three dimensional structures using sacrificial silicon germanium | |
| JP2024507600A (ja) | 非対称の閾値電圧を有するナノシート金属酸化膜半導体電界効果トランジスタ | |
| TW202303685A (zh) | 半導體結構的形成方法 | |
| US8227316B2 (en) | Method for manufacturing double gate finFET with asymmetric halo | |
| CN116230738A (zh) | 制造半导体器件的方法和半导体器件 | |
| US6967175B1 (en) | Damascene gate semiconductor processing with local thinning of channel region | |
| US11575003B2 (en) | Creation of stress in the channel of a nanosheet transistor | |
| TW202245065A (zh) | 半導體裝置 | |
| US12477794B2 (en) | Semiconductor device and manufacturing method thereof | |
| US6995438B1 (en) | Semiconductor device with fully silicided source/drain and damascence metal gate |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: GLOBALFOUNDRIES SEMICONDUCTORS CO., LTD Free format text: FORMER OWNER: ADVANCED MICRO DEVICES CORPORATION Effective date: 20100722 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: CALIFORNIA STATE, THE USA TO: GRAND CAYMAN ISLAND, BRITISH CAYMAN ISLANDS |
|
| TA01 | Transfer of patent application right |
Effective date of registration: 20100722 Address after: Grand Cayman, Cayman Islands Applicant after: GLOBALFOUNDRIES Inc. Address before: California, USA Applicant before: ADVANCED MICRO DEVICES, Inc. |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20210223 Address after: California, USA Patentee after: Lattice chip (USA) integrated circuit technology Co.,Ltd. Address before: Greater Cayman Islands, British Cayman Islands Patentee before: GLOBALFOUNDRIES Inc. |
|
| TR01 | Transfer of patent right | ||
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20110126 |