JP2006518151A - ２パイ・スリップ検出を用いて位相同期ループ（ｐｌｌ）シンセサイザを粗調整するためのシステムおよび方法 - Google Patents

２パイ・スリップ検出を用いて位相同期ループ（ｐｌｌ）シンセサイザを粗調整するためのシステムおよび方法 Download PDF

Info

Publication number
JP2006518151A
JP2006518151A JP2006503296A JP2006503296A JP2006518151A JP 2006518151 A JP2006518151 A JP 2006518151A JP 2006503296 A JP2006503296 A JP 2006503296A JP 2006503296 A JP2006503296 A JP 2006503296A JP 2006518151 A JP2006518151 A JP 2006518151A
Authority
JP
Japan
Prior art keywords
vco
frequency
pll
pfd
synthesizer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2006503296A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006518151A5 (https=
Inventor
ビー． ハーニッシュフィガー、デイビッド
イー． ブルースキ、ダニエル
エル． マーティン、フレデリック
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2006518151A publication Critical patent/JP2006518151A/ja
Publication of JP2006518151A5 publication Critical patent/JP2006518151A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/101—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop
    • H03L7/102—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop the additional signal being directly applied to the controlled loop oscillator
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP2006503296A 2003-02-14 2004-02-04 ２パイ・スリップ検出を用いて位相同期ループ（ｐｌｌ）シンセサイザを粗調整するためのシステムおよび方法 Pending JP2006518151A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/367,007 US6774732B1 (en) 2003-02-14 2003-02-14 System and method for coarse tuning a phase locked loop (PLL) synthesizer using 2-PI slip detection
PCT/US2004/003098 WO2004075411A2 (en) 2003-02-14 2004-02-04 System and method for coarse tuning a phase locked loop (pll) synthesizer using 2-pi slip detection

Publications (2)

Publication Number Publication Date
JP2006518151A true JP2006518151A (ja) 2006-08-03
JP2006518151A5 JP2006518151A5 (https=) 2007-03-22

Family

ID=32824695

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006503296A Pending JP2006518151A (ja) 2003-02-14 2004-02-04 ２パイ・スリップ検出を用いて位相同期ループ（ｐｌｌ）シンセサイザを粗調整するためのシステムおよび方法

Country Status (6)

Country Link
US (1) US6774732B1 (https=)
JP (1) JP2006518151A (https=)
KR (1) KR101082724B1 (https=)
CN (1) CN100483947C (https=)
TW (1) TW200509537A (https=)
WO (1) WO2004075411A2 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8436665B2 (en) 2011-03-22 2013-05-07 Fujitsu Limited Digital PLL circuit and clock generating method

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7224951B1 (en) * 2003-09-11 2007-05-29 Xilinx, Inc. PMA RX in coarse loop for high speed sampling
US6954091B2 (en) * 2003-11-25 2005-10-11 Lsi Logic Corporation Programmable phase-locked loop
US7248122B2 (en) * 2005-09-14 2007-07-24 Fairchild Semiconductor Corporation Method and apparatus for generating a serial clock without a PLL
NL1031209C2 (nl) * 2006-02-22 2007-08-24 Enraf Bv Werkwijze en inrichting voor het nauwkeurig vaststellen van het niveau L van een vloeistof met behulp van naar het vloeistofniveau uitgestraalde radarsignalen en door het vloeistofniveau gereflecteerde radarsignalen.
US7412617B2 (en) 2006-04-06 2008-08-12 Mediatek Inc. Phase frequency detector with limited output pulse width and method thereof
KR100842727B1 (ko) * 2006-11-15 2008-07-01 삼성전자주식회사 전압 제어 발진기 및 이를 구비한 위상고정루프회로
US7692497B2 (en) * 2007-02-12 2010-04-06 Analogix Semiconductor, Inc. PLLS covering wide operating frequency ranges
NL1034327C2 (nl) * 2007-09-04 2009-03-05 Enraf Bv Werkwijze en inrichting voor het binnen een bepaald meetbereik vaststellen van het niveau L van een vloeistof met behulp van naar het vloeistofniveau uitgestraalde radarsignalen en door het vloeistofniveau gereflecteerde radarsignalen.
US8010072B1 (en) * 2008-06-18 2011-08-30 Atheros Communications, Inc. Charge pump current compensation for phase-locked loop frequency synthesizer systems
US8401140B2 (en) 2008-09-05 2013-03-19 Freescale Semiconductor, Inc. Phase/frequency detector for a phase-locked loop that samples on both rising and falling edges of a reference signal
US8224594B2 (en) * 2008-09-18 2012-07-17 Enraf B.V. Apparatus and method for dynamic peak detection, identification, and tracking in level gauging applications
US8659472B2 (en) * 2008-09-18 2014-02-25 Enraf B.V. Method and apparatus for highly accurate higher frequency signal generation and related level gauge
US8271212B2 (en) * 2008-09-18 2012-09-18 Enraf B.V. Method for robust gauging accuracy for level gauges under mismatch and large opening effects in stillpipes and related apparatus
US8513992B1 (en) * 2010-09-10 2013-08-20 Integrated Device Technology, Inc. Method and apparatus for implementation of PLL minimum frequency via voltage comparison
US8508308B2 (en) * 2011-09-01 2013-08-13 Lsi Corporation Automatic frequency calibration of a multi-LCVCO phase locked loop with adaptive thresholds and programmable center control voltage
US9046406B2 (en) 2012-04-11 2015-06-02 Honeywell International Inc. Advanced antenna protection for radars in level gauging and other applications
CN103067000B (zh) * 2012-12-17 2016-02-10 江汉大学 基于量子系统的伺服系统模型
US9350366B2 (en) 2013-10-18 2016-05-24 Raytheon Company Phase-locked loop filter with coarse and fine tuning
CN103684433B (zh) * 2013-12-18 2016-08-17 北京航天测控技术有限公司 一种宽带频综装置
KR102375949B1 (ko) 2015-01-02 2022-03-17 삼성전자주식회사 주파수 합성기의 출력을 제어하기 위한 장치 및 방법
US12052022B2 (en) * 2021-07-09 2024-07-30 Taiwan Semiconductor Manufacturing Company, Ltd. Coarse-mover with sequential finer tuning step

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01162417A (ja) * 1987-11-20 1989-06-26 Motorola Inc ディジタル位相検出器及び該ディジタル位相検出器を有する周波数シンセサイザ
JPH09246963A (ja) * 1996-03-08 1997-09-19 Nec Corp Ｐｌｌ回路
JPH11195983A (ja) * 1997-10-14 1999-07-21 Lucent Technol Inc フェーズロックループを有する集積回路
JP2001230667A (ja) * 2000-02-16 2001-08-24 Nec Corp 位相調整回路

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR940005459A (ko) 1992-06-22 1994-03-21 모리시타 요이찌 Pll회로
US5686864A (en) 1995-09-05 1997-11-11 Motorola, Inc. Method and apparatus for controlling a voltage controlled oscillator tuning range in a frequency synthesizer
JP2845185B2 (ja) * 1995-11-29 1999-01-13 日本電気株式会社 Ｐｌｌ回路
US5736904A (en) 1996-12-02 1998-04-07 Motorola, Inc. Automatic trimming of a controlled oscillator in a phase locked loop
US6256362B1 (en) * 1998-06-30 2001-07-03 Texas Instruments Incorporated Frequency acquisition circuit and method for a phase locked loop
US6313707B1 (en) * 1998-11-09 2001-11-06 Agere Systems Guardian Corp. Digital phase-locked loop with pulse controlled charge pump
FR2798019B1 (fr) * 1999-08-26 2002-08-16 Cit Alcatel Synthetiseur de frequences a boucle de phase
CN1307406A (zh) * 2000-01-27 2001-08-08 华为技术有限公司 数字锁相环的滤波方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01162417A (ja) * 1987-11-20 1989-06-26 Motorola Inc ディジタル位相検出器及び該ディジタル位相検出器を有する周波数シンセサイザ
JPH09246963A (ja) * 1996-03-08 1997-09-19 Nec Corp Ｐｌｌ回路
JPH11195983A (ja) * 1997-10-14 1999-07-21 Lucent Technol Inc フェーズロックループを有する集積回路
JP2001230667A (ja) * 2000-02-16 2001-08-24 Nec Corp 位相調整回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8436665B2 (en) 2011-03-22 2013-05-07 Fujitsu Limited Digital PLL circuit and clock generating method

Also Published As

Publication number Publication date
CN1748368A (zh) 2006-03-15
US6774732B1 (en) 2004-08-10
KR101082724B1 (ko) 2011-11-10
WO2004075411A2 (en) 2004-09-02
KR20050105213A (ko) 2005-11-03
WO2004075411A3 (en) 2004-12-23
CN100483947C (zh) 2009-04-29
TW200509537A (en) 2005-03-01

Similar Documents

Publication Publication Date Title
JP2006518151A (ja) ２パイ・スリップ検出を用いて位相同期ループ（ｐｌｌ）シンセサイザを粗調整するためのシステムおよび方法
KR101012510B1 (ko) 자동적인 주파수 동조를 구비한 위상 고정 루프
CN100373776C (zh) 具有自动频率调整的锁相回路
US7408419B2 (en) Sigma-delta fractional-N PLL with reduced frequency error
KR100847687B1 (ko) 주파수합성기 및 주파수조절방법
US9048848B2 (en) PLL frequency synthesizer with multi-curve VCO implementing closed loop curve searching using charge pump current modulation
CN101471658A (zh) 锁相回路装置及其控制方法
JP2011259331A (ja) Ｐｌｌ回路
US7164322B1 (en) Establishing a tuning signal window for use in centering a multi-band voltage controlled oscillator
KR100793988B1 (ko) 자기 교정 전압 제어 발진기를 위한 시스템 및 방법
CN101123435A (zh) 调整锁相环的震荡器的方法与相关的频率合成器
JP3609658B2 (ja) Ｐｌｌ回路
EP1538451B1 (en) Phase -locked loop with a programmable frequency detector
CN115580292A (zh) 晶体振荡器及其启动方法
KR100706575B1 (ko) 고속 락 기능을 갖는 주파수 합성기
CN102457270A (zh) 具有低增益压控振荡器的锁相回路
WO2001022593A1 (en) Phase-locked loop
KR20140090455A (ko) 위상 고정 루프 회로
US20070241825A1 (en) Phase Locked Loop Circuit
JP2023045907A (ja) 半導体集積回路、電子機器、および周波数検知方法
KR20090047153A (ko) 전하 공유 시점을 조절할 수 있는 루프 필터, 위상 고정루프 및 루프 필터의 동작 방법
JP2004080624A (ja) 周波数シンセサイザ
EP4641930A1 (en) Oscillation circuit, oscillation control method, phase locked loop circuit and electronic device
US20250030428A1 (en) Automatic calibration of a ring phase locked loop
GB2361119A (en) Phase locked loop synthesisers

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070202

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070202

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20091015

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20091020

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100120

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100309

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100810