JP2006511964A - フリップチップ及びフリップチップアセンブリのための選択的アンダーフィル - Google Patents

フリップチップ及びフリップチップアセンブリのための選択的アンダーフィル Download PDF

Info

Publication number
JP2006511964A
JP2006511964A JP2004565383A JP2004565383A JP2006511964A JP 2006511964 A JP2006511964 A JP 2006511964A JP 2004565383 A JP2004565383 A JP 2004565383A JP 2004565383 A JP2004565383 A JP 2004565383A JP 2006511964 A JP2006511964 A JP 2006511964A
Authority
JP
Japan
Prior art keywords
flip chip
underfill
electromechanical
bump
underfill material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004565383A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006511964A5 (https=
Inventor
チェイソン、マーク
ダンバー、ジャン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2006511964A publication Critical patent/JP2006511964A/ja
Publication of JP2006511964A5 publication Critical patent/JP2006511964A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00261—Processes for packaging MEMS devices
    • B81C1/00333—Aspects relating to packaging of MEMS devices, not covered by groups B81C1/00269 - B81C1/00325
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • H10W74/012—Manufacture or treatment of encapsulations on active surfaces of flip-chip devices, e.g. forming underfills
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/15—Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/20—Configurations of stacked chips
    • H10W90/293—Configurations of stacked chips characterised by non-galvanic coupling between the chips, e.g. capacitive coupling
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00—Constructional details of devices covered by this subclass
    • H10F77/50—Encapsulations or containers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/85—Packages
    • H10H20/857—Interconnections, e.g. lead-frames, bond wires or solder balls
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/013—Manufacture or treatment of die-attach connectors
    • H10W72/01331—Manufacture or treatment of die-attach connectors using blanket deposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07231—Techniques
    • H10W72/07234—Using a reflow oven
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07231—Techniques
    • H10W72/07236—Soldering or alloying
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H10W72/07331—Connecting techniques
    • H10W72/07337—Connecting techniques using a polymer adhesive, e.g. an adhesive based on silicone or epoxy
    • H10W72/07338—Connecting techniques using a polymer adhesive, e.g. an adhesive based on silicone or epoxy hardening the adhesive by curing, e.g. thermosetting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H10W72/07351—Connecting or disconnecting of die-attach connectors characterised by changes in properties of the die-attach connectors during connecting
    • H10W72/07353—Connecting or disconnecting of die-attach connectors characterised by changes in properties of the die-attach connectors during connecting changes in shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/331—Shapes of die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/331—Shapes of die-attach connectors
    • H10W72/334—Cross-sectional shape, i.e. in side view
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/853—On the same surface
    • H10W72/856—Bump connectors and die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Led Device Packages (AREA)
  • Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)
JP2004565383A 2002-12-23 2003-12-11 フリップチップ及びフリップチップアセンブリのための選択的アンダーフィル Pending JP2006511964A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/328,326 US6800946B2 (en) 2002-12-23 2002-12-23 Selective underfill for flip chips and flip-chip assemblies
PCT/US2003/039425 WO2004061934A1 (en) 2002-12-23 2003-12-11 Selective underfill for flip chips and flip-chip assemblies

Publications (2)

Publication Number Publication Date
JP2006511964A true JP2006511964A (ja) 2006-04-06
JP2006511964A5 JP2006511964A5 (https=) 2007-02-08

Family

ID=32594434

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004565383A Pending JP2006511964A (ja) 2002-12-23 2003-12-11 フリップチップ及びフリップチップアセンブリのための選択的アンダーフィル

Country Status (5)

Country Link
US (1) US6800946B2 (https=)
JP (1) JP2006511964A (https=)
KR (1) KR20050084487A (https=)
AU (1) AU2003296497A1 (https=)
WO (1) WO2004061934A1 (https=)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007109969A (ja) * 2005-10-14 2007-04-26 Canon Inc 露光方法
JP2011119731A (ja) * 2009-11-30 2011-06-16 Numonyx Bv パッケージと基板または別のパッケージとの間の領域の一部分にアンダーフィル材料を含むパッケージ
JP2014146648A (ja) * 2013-01-28 2014-08-14 Fujikura Ltd 光学素子実装基板およびその製造方法
JP2014158028A (ja) * 2013-02-18 2014-08-28 Lextar Electronics Corp 発光ダイオードのサブマウント及びそれを用いる発光装置の製造方法
JP2015012075A (ja) * 2013-06-27 2015-01-19 住友電気工業株式会社 受光装置、ハイブリッド型イメージセンサ、及び、撮像システム
KR20160046198A (ko) * 2014-10-20 2016-04-28 엘지이노텍 주식회사 발광 소자 패키지
JP2017195327A (ja) * 2016-04-22 2017-10-26 住友電気工業株式会社 半導体受光装置

Families Citing this family (90)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4417596B2 (ja) * 2001-09-19 2010-02-17 富士通株式会社 電子部品の実装方法
JP2003309271A (ja) * 2002-04-18 2003-10-31 Matsushita Electric Ind Co Ltd 集積回路素子の実装構造および実装方法
US6916684B2 (en) * 2003-03-18 2005-07-12 Delphi Technologies, Inc. Wafer-applied underfill process
US7042106B2 (en) * 2003-06-24 2006-05-09 Intel Corporation Underfill integration for optical packages
US6834133B1 (en) * 2003-08-27 2004-12-21 Intel Corporation Optoelectronic packages and methods to simultaneously couple an optoelectronic chip to a waveguide and substrate
US7359211B2 (en) * 2004-03-02 2008-04-15 Intel Corporation Local control of underfill flow on high density packages, packages and systems made therewith, and methods of making same
JPWO2005091500A1 (ja) * 2004-03-18 2007-08-09 株式会社村田製作所 弾性表面波装置
US7244634B2 (en) 2004-03-31 2007-07-17 Intel Corporation Stress-relief layer and stress-compensation collar in contact arrays, and processes of making same
US20050224951A1 (en) * 2004-03-31 2005-10-13 Daewoong Suh Jet-dispensed stress relief layer in contact arrays, and processes of making same
US20050224967A1 (en) * 2004-04-01 2005-10-13 Brandenburg Scott D Microelectronic assembly with underchip optical window, and method for forming same
US7129417B2 (en) * 2004-04-29 2006-10-31 International Business Machines Corporation Method and structures for implementing customizable dielectric printed circuit card traces
US7183622B2 (en) * 2004-06-30 2007-02-27 Intel Corporation Module integrating MEMS and passive components
TWM271321U (en) * 2004-09-10 2005-07-21 Aiptek Int Inc Flip-chip packaging device
TWI239079B (en) * 2004-09-22 2005-09-01 Advanced Semiconductor Eng Process of fabricating flip chip package and method of forming underfill thereof
DE102005015109B4 (de) * 2005-04-01 2007-06-21 Robert Bosch Gmbh Verfahren zum Montieren von Halbleiterchips auf einem Substrat und entsprechende Anordnung
US7038321B1 (en) * 2005-04-29 2006-05-02 Delphi Technologies, Inc. Method of attaching a flip chip device and circuit assembly formed thereby
CN100372086C (zh) * 2005-05-26 2008-02-27 宏齐科技股份有限公司 具有控制芯片的光电芯片双片式基材封装构造的制造方法
US7736945B2 (en) * 2005-06-09 2010-06-15 Philips Lumileds Lighting Company, Llc LED assembly having maximum metal support for laser lift-off of growth substrate
US7754507B2 (en) * 2005-06-09 2010-07-13 Philips Lumileds Lighting Company, Llc Method of removing the growth substrate of a semiconductor light emitting device
US8335084B2 (en) * 2005-08-01 2012-12-18 Georgia Tech Research Corporation Embedded actives and discrete passives in a cavity within build-up layers
DE112005003634T5 (de) * 2005-08-04 2008-06-12 Infineon Technologies Ag Ein integrierter Schaltungsbaustein und ein Verfahren zum Ausbilden eines integrierten Schaltungsbausteins
DE102005037948A1 (de) * 2005-08-11 2007-02-15 Robert Bosch Gmbh Sensoranordnung mit einem Sensorbauelement und einem Träger und Verfahren zur Herstellung einer Sensoranordnung
US7408243B2 (en) * 2005-12-14 2008-08-05 Honeywell International Inc. High temperature package flip-chip bonding to ceramic
US20070145595A1 (en) * 2005-12-27 2007-06-28 Hall Stephen H High speed interconnect
JP4788436B2 (ja) * 2006-03-29 2011-10-05 日本電気株式会社 無線リソース割り当て方法及びそれを用いる無線リソース割り当て装置並びに基地局
US8283403B2 (en) * 2006-03-31 2012-10-09 Applied Nanotech Holdings, Inc. Carbon nanotube-reinforced nanocomposites
US8129463B2 (en) * 2006-03-31 2012-03-06 Applied Nanotech Holdings, Inc. Carbon nanotube-reinforced nanocomposites
US20080090951A1 (en) * 2006-03-31 2008-04-17 Nano-Proprietary, Inc. Dispersion by Microfluidic Process
US20110160346A1 (en) * 2006-03-31 2011-06-30 Applied Nanotech Holdings, Inc. Dispersion of carbon nanotubes by microfluidic process
US20070276077A1 (en) * 2006-04-05 2007-11-29 Nano-Proprietary, Inc. Composites
US8445587B2 (en) * 2006-04-05 2013-05-21 Applied Nanotech Holdings, Inc. Method for making reinforced polymer matrix composites
US20070269930A1 (en) * 2006-05-19 2007-11-22 Texas Instruments Incorporated Methodology to control underfill fillet size, flow-out and bleed in flip chips (FC), chip scale packages (CSP) and ball grid arrays (BGA)
JP5066529B2 (ja) * 2006-10-19 2012-11-07 パナソニック株式会社 半導体素子の実装構造体及び半導体素子の実装方法
KR100823699B1 (ko) 2006-11-29 2008-04-21 삼성전자주식회사 플립칩 어셈블리 및 그 제조 방법
CN101605855A (zh) * 2007-02-09 2009-12-16 柯尼卡美能达精密光学株式会社 光学元件、电子模块以及电子模块的制造方法
US9063117B2 (en) * 2007-02-21 2015-06-23 Paul L. Gourley Micro-optical cavity with fluidic transport chip for bioparticle analysis
KR100871710B1 (ko) * 2007-04-25 2008-12-08 삼성전자주식회사 플립 칩 패키지 및 그 패키지 제조방법
US7993940B2 (en) * 2007-12-05 2011-08-09 Luminus Devices, Inc. Component attach methods and related device structures
JP2009188011A (ja) * 2008-02-04 2009-08-20 Nec Electronics Corp フリップチップ半導体装置の製造方法と製造装置
KR101019151B1 (ko) * 2008-06-02 2011-03-04 삼성전기주식회사 인쇄회로기판 및 그 제조방법
US7777186B2 (en) * 2008-08-14 2010-08-17 L-3 Communications Cincinnati Electronics Corporation Pixel interconnect insulators and methods thereof
US8069730B2 (en) 2008-11-14 2011-12-06 Kulite Semiconductor Products, Inc. Pressure transducer structures suitable for curved surfaces
US20110156261A1 (en) * 2009-03-24 2011-06-30 Christopher James Kapusta Integrated circuit package and method of making same
US9299661B2 (en) * 2009-03-24 2016-03-29 General Electric Company Integrated circuit package and method of making same
JP5261255B2 (ja) * 2009-03-27 2013-08-14 ルネサスエレクトロニクス株式会社 半導体装置
US8574960B2 (en) * 2010-02-03 2013-11-05 Stats Chippac, Ltd. Semiconductor device and method of forming cavity adjacent to sensitive region of semiconductor die using wafer-level underfill material
JP5418367B2 (ja) * 2010-03-30 2014-02-19 富士通株式会社 プリント配線板ユニットおよび電子機器
US9620934B2 (en) * 2010-08-31 2017-04-11 Avago Technologies General Ip (Singapore) Pte. Ltd. Flip-chip assembly comprising an array of vertical cavity surface emitting lasers (VCSELs)
US9188751B2 (en) 2010-08-31 2015-11-17 Avago Technologies General Ip (Singapore) Pte. Ltd. Flip-chip assembly comprising an array of vertical cavity surface emitting lasers (VCSELSs), and an optical transmitter assembly that incorporates the flip-chip assembly
JP5644286B2 (ja) * 2010-09-07 2014-12-24 オムロン株式会社 電子部品の表面実装方法及び電子部品が実装された基板
WO2012096651A1 (en) 2011-01-11 2012-07-19 Hewlett-Packard Development Company, L.P. Passive optical alignment
US8796075B2 (en) 2011-01-11 2014-08-05 Nordson Corporation Methods for vacuum assisted underfilling
KR20120091839A (ko) * 2011-02-10 2012-08-20 삼성전자주식회사 플립칩 발광소자 패키지 및 그 제조 방법
US8440543B2 (en) * 2011-09-19 2013-05-14 Teledyne Scientific & Imaging, Llc Hybrid circuit structure and partial backfill method for improving thermal cycling reliability of same
US9240387B2 (en) 2011-10-12 2016-01-19 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer-level chip scale package with re-workable underfill
MY179499A (en) * 2011-12-27 2020-11-09 Intel Corp Barrier tape for keep-out zone management
US9257333B2 (en) 2013-03-11 2016-02-09 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structures and methods of forming same
US9287143B2 (en) 2012-01-12 2016-03-15 Taiwan Semiconductor Manufacturing Company, Ltd. Apparatus for package reinforcement using molding underfill
US9917647B2 (en) 2012-01-31 2018-03-13 Hewlett Packard Enterprise Development Lp Combination underfill-dam and electrical-interconnect structure for an opto-electronic engine
US9202714B2 (en) 2012-04-24 2015-12-01 Micron Technology, Inc. Methods for forming semiconductor device packages
US9511393B2 (en) * 2012-08-17 2016-12-06 The Boeing Company Flexible ultrasound inspection system
CN102891240B (zh) * 2012-09-18 2015-07-08 惠州雷曼光电科技有限公司 倒装结构的发光二极管及其制备方法
KR101589796B1 (ko) * 2012-12-28 2016-01-28 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 패키지 강화용 장치 및 방법
WO2014108744A1 (en) * 2013-01-09 2014-07-17 Freescale Semiconductor, Inc. Electronic high frequency device and manufacturing method
US20140209961A1 (en) * 2013-01-30 2014-07-31 Luxo-Led Co., Limited Alternating current light emitting diode flip-chip
US9627346B2 (en) * 2013-12-11 2017-04-18 Taiwan Semiconductor Manufacturing Company, Ltd. Underfill pattern with gap
JP2015119077A (ja) * 2013-12-19 2015-06-25 ソニー株式会社 半導体装置およびその製造方法
US10345571B2 (en) 2014-01-30 2019-07-09 Karl Storz Endovision, Inc. Intelligent light source
US9373559B2 (en) 2014-03-05 2016-06-21 International Business Machines Corporation Low-stress dual underfill packaging
DE102015218355A1 (de) * 2015-09-24 2017-03-30 Robert Bosch Gmbh Mikroelektronische Bauelementanordnung und Herstellungsverfahren für eine mikroelektronische Bauelementanordnung
US9798088B2 (en) * 2015-11-05 2017-10-24 Globalfoundries Inc. Barrier structures for underfill blockout regions
US9721812B2 (en) * 2015-11-20 2017-08-01 International Business Machines Corporation Optical device with precoated underfill
US9892962B2 (en) 2015-11-30 2018-02-13 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer level chip scale package interconnects and methods of manufacture thereof
US9818655B2 (en) 2015-12-08 2017-11-14 International Business Machines Corporation Method and structure for flip-chip package reliability monitoring using capacitive sensors groups
US9798087B1 (en) 2016-11-01 2017-10-24 Hewlett Packard Enterprise Development Lp Optoelectronic devices and wavelength-division multiplexing optical connectors
JP6933794B2 (ja) * 2016-12-01 2021-09-08 富士通株式会社 光モジュール及び光モジュールの製造方法
US10276479B1 (en) 2017-10-11 2019-04-30 Micron Technology, Inc. Methods of processing semiconductor devices
TWI672820B (zh) * 2018-02-06 2019-09-21 Luxnet Corporation 光接收器及其製備方法
US11199673B2 (en) * 2019-07-31 2021-12-14 Hewlett Packard Enterprise Development Lp Optoelectronic device with integrated underfill exclusion structure
US11152226B2 (en) 2019-10-15 2021-10-19 International Business Machines Corporation Structure with controlled capillary coverage
US11557491B2 (en) 2019-10-31 2023-01-17 Nxp B.V. Selective underfill assembly and method therefor
KR102517379B1 (ko) 2020-02-14 2023-03-31 삼성전자주식회사 반도체 패키지의 제조 방법
CN113658880B (zh) * 2020-05-12 2025-06-17 联华电子股份有限公司 芯片键合应力的测量方法及芯片键合辅助结构
JP7423423B2 (ja) * 2020-05-28 2024-01-29 株式会社日立製作所 半導体検出器およびその製造方法
EP4016620A1 (en) 2020-12-16 2022-06-22 Nxp B.V. Package with an integrated circuit die and a waveguide launcher
JP7617751B2 (ja) * 2021-01-25 2025-01-20 古河電気工業株式会社 光学装置、光学装置のサブアセンブリ、および光学装置の製造方法
US11963291B2 (en) 2022-04-21 2024-04-16 Nxp B.V. Efficient wave guide transition between package and PCB using solder wall
US20240079371A1 (en) * 2022-09-02 2024-03-07 Globalfoundries U.S. Inc. Thermal performance for radio frequency (rf) chip packages
US12596225B2 (en) * 2023-04-17 2026-04-07 Ciena Corporation Managing adhesive material shaping using structure arrays
WO2024220219A1 (en) * 2023-04-17 2024-10-24 Ciena Corporation Managing adhesive material shaping using structure arrays

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08250542A (ja) * 1995-03-07 1996-09-27 Matsushita Electric Ind Co Ltd 電子部品および電子部品の実装構造
JP2000082723A (ja) * 1998-07-01 2000-03-21 Nec Corp 機能素子及び機能素子搭載用基板並びにそれらの接続方法
JP2000286301A (ja) * 1999-03-31 2000-10-13 Towa Corp 半導体チップ組立方法及び組立装置
US6140144A (en) * 1996-08-08 2000-10-31 Integrated Sensing Systems, Inc. Method for packaging microsensors
JP2001298102A (ja) * 2000-04-13 2001-10-26 Nec Corp 機能素子の実装構造およびその製造方法
JP2002246419A (ja) * 2000-12-12 2002-08-30 Hitachi Chem Co Ltd 基板の接続方法とその方法を用いた配線板の製造方法と半導体パッケージ用基板の製造方法と半導体パッケージの製造方法とその方法によって製造された配線板と半導体パッケージ用基板と半導体パッケージ
JP2003068791A (ja) * 2001-06-15 2003-03-07 Ricoh Co Ltd 半導体装置、画像読取ユニット及び画像形成装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5867368A (en) * 1997-09-09 1999-02-02 Amkor Technology, Inc. Mounting for a semiconductor integrated circuit device
US5969461A (en) * 1998-04-08 1999-10-19 Cts Corporation Surface acoustic wave device package and method
FR2780200B1 (fr) * 1998-06-22 2003-09-05 Commissariat Energie Atomique Dispositif et procede de formation d'un dispositif presentant une cavite a atmosphere controlee
US6490166B1 (en) * 1999-06-11 2002-12-03 Intel Corporation Integrated circuit package having a substrate vent hole
US6700209B1 (en) 1999-12-29 2004-03-02 Intel Corporation Partial underfill for flip-chip electronic packages
US6499215B1 (en) * 2000-06-29 2002-12-31 International Business Machines Corporation Processing of circuit boards with protective, adhesive-less covers on area array bonding sites
JP3764640B2 (ja) 2000-09-26 2006-04-12 京セラ株式会社 光モジュール及びその製造方法

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08250542A (ja) * 1995-03-07 1996-09-27 Matsushita Electric Ind Co Ltd 電子部品および電子部品の実装構造
US6140144A (en) * 1996-08-08 2000-10-31 Integrated Sensing Systems, Inc. Method for packaging microsensors
JP2000082723A (ja) * 1998-07-01 2000-03-21 Nec Corp 機能素子及び機能素子搭載用基板並びにそれらの接続方法
JP2000286301A (ja) * 1999-03-31 2000-10-13 Towa Corp 半導体チップ組立方法及び組立装置
JP2001298102A (ja) * 2000-04-13 2001-10-26 Nec Corp 機能素子の実装構造およびその製造方法
JP2002246419A (ja) * 2000-12-12 2002-08-30 Hitachi Chem Co Ltd 基板の接続方法とその方法を用いた配線板の製造方法と半導体パッケージ用基板の製造方法と半導体パッケージの製造方法とその方法によって製造された配線板と半導体パッケージ用基板と半導体パッケージ
JP2003068791A (ja) * 2001-06-15 2003-03-07 Ricoh Co Ltd 半導体装置、画像読取ユニット及び画像形成装置

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007109969A (ja) * 2005-10-14 2007-04-26 Canon Inc 露光方法
JP2011119731A (ja) * 2009-11-30 2011-06-16 Numonyx Bv パッケージと基板または別のパッケージとの間の領域の一部分にアンダーフィル材料を含むパッケージ
JP2014146648A (ja) * 2013-01-28 2014-08-14 Fujikura Ltd 光学素子実装基板およびその製造方法
JP2014158028A (ja) * 2013-02-18 2014-08-28 Lextar Electronics Corp 発光ダイオードのサブマウント及びそれを用いる発光装置の製造方法
JP2015012075A (ja) * 2013-06-27 2015-01-19 住友電気工業株式会社 受光装置、ハイブリッド型イメージセンサ、及び、撮像システム
KR20160046198A (ko) * 2014-10-20 2016-04-28 엘지이노텍 주식회사 발광 소자 패키지
KR102301869B1 (ko) * 2014-10-20 2021-09-15 쑤저우 레킨 세미컨덕터 컴퍼니 리미티드 발광 소자 패키지
JP2017195327A (ja) * 2016-04-22 2017-10-26 住友電気工業株式会社 半導体受光装置

Also Published As

Publication number Publication date
WO2004061934A1 (en) 2004-07-22
AU2003296497A1 (en) 2004-07-29
US6800946B2 (en) 2004-10-05
KR20050084487A (ko) 2005-08-26
US20040118599A1 (en) 2004-06-24

Similar Documents

Publication Publication Date Title
JP2006511964A (ja) フリップチップ及びフリップチップアセンブリのための選択的アンダーフィル
KR101010159B1 (ko) 얇은 언더필 및 두꺼운 솔더 마스크를 가지는 플립-칩어셈블리
US6754407B2 (en) Flip-chip package integrating optical and electrical devices and coupling to a waveguide on a board
US7199400B2 (en) Semiconductor package
JP3829050B2 (ja) 一体型電子部品
US8474134B2 (en) Functional element-mounted module and a method for producing the same
US20080311707A1 (en) Process for producing a functional device-mounted module
US20030094700A1 (en) Light signal processing system
US6765801B1 (en) Optical track drain package
US20090152741A1 (en) Chip structure and fabrication process thereof and flip chip package structure and fabrication process thereof
TW201426985A (zh) 光電封裝體及其製造方法
JP2005094009A (ja) 光受信機パッケージ
KR102715554B1 (ko) 반도체 패키지 및 반도체 패키지 제조 방법
JP2003215371A (ja) 光モジュール及び光モジュールの実装方法
US20170148955A1 (en) Method of wafer level packaging of a module
KR100266138B1 (ko) 칩 스케일 패키지의 제조 방법
CN118426118A (zh) Cpo光模块封装结构及其晶圆级封装方法
WO2011048063A1 (en) Improvements in or relating to opto-electrical assemblies and associated apparatus and methods
JP4782522B2 (ja) 光機能素子パッケージ及びその製造方法
US20210043597A1 (en) Selective Soldering with Photonic Soldering Technology
KR19990056739A (ko) 반도체 칩의 실장방법
CN222070899U (zh) Cpo光模块封装结构
US7324715B2 (en) Optical information processing circuit assembly
JP3431316B2 (ja) 半導体装置の製造方法及び半導体チツプの実装方法
KR100833593B1 (ko) 플립 칩 패키지의 제조 방법

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061211

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061215

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090807

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090811

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20091111

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20091118

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20091125

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100727