JP2005530299A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2005530299A5 JP2005530299A5 JP2004514085A JP2004514085A JP2005530299A5 JP 2005530299 A5 JP2005530299 A5 JP 2005530299A5 JP 2004514085 A JP2004514085 A JP 2004514085A JP 2004514085 A JP2004514085 A JP 2004514085A JP 2005530299 A5 JP2005530299 A5 JP 2005530299A5
- Authority
- JP
- Japan
- Prior art keywords
- predetermined
- bit
- memory
- voltage
- bit lines
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000000295 complement effect Effects 0.000 claims 8
- 238000000034 method Methods 0.000 claims 6
- 238000012360 testing method Methods 0.000 claims 6
- 230000003213 activating effect Effects 0.000 claims 3
- 230000003750 conditioning effect Effects 0.000 claims 3
- 230000004913 activation Effects 0.000 claims 2
- 230000007547 defect Effects 0.000 claims 2
- 230000002950 deficient Effects 0.000 claims 2
- 230000006870 function Effects 0.000 claims 1
- 230000004044 response Effects 0.000 claims 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/173,229 US6590818B1 (en) | 2002-06-17 | 2002-06-17 | Method and apparatus for soft defect detection in a memory |
| PCT/US2003/014107 WO2003107355A1 (en) | 2002-06-17 | 2003-05-07 | Method and apparatus for soft defect detection in a memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2005530299A JP2005530299A (ja) | 2005-10-06 |
| JP2005530299A5 true JP2005530299A5 (enExample) | 2006-06-22 |
Family
ID=22631081
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004514085A Pending JP2005530299A (ja) | 2002-06-17 | 2003-05-07 | メモリにおけるソフト欠陥検出のための方法及び装置 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US6590818B1 (enExample) |
| JP (1) | JP2005530299A (enExample) |
| KR (1) | KR20050008829A (enExample) |
| CN (1) | CN100501876C (enExample) |
| AU (1) | AU2003234496A1 (enExample) |
| TW (1) | TWI301272B (enExample) |
| WO (1) | WO2003107355A1 (enExample) |
Families Citing this family (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE19951048C2 (de) * | 1999-10-22 | 2002-11-21 | Infineon Technologies Ag | Verfahren zur Identifizierung einer integrierten Schaltung |
| US6834017B2 (en) * | 2002-10-03 | 2004-12-21 | Hewlett-Packard Development Company, L.P. | Error detection system for an information storage device |
| KR100585090B1 (ko) * | 2003-06-04 | 2006-05-30 | 삼성전자주식회사 | 스태틱 메모리셀 소프트 결함 검출수단을 구비하는 반도체집적회로 및 이의 소프트 결함 검출방법 |
| EP2057636A2 (en) | 2006-08-22 | 2009-05-13 | Nxp B.V. | Method for testing a static random access memory |
| US7872930B2 (en) * | 2008-05-15 | 2011-01-18 | Qualcomm, Incorporated | Testing a memory device having field effect transistors subject to threshold voltage shifts caused by bias temperature instability |
| US8797813B2 (en) | 2011-05-17 | 2014-08-05 | Maxlinear, Inc. | Method and apparatus for memory power and/or area reduction |
| KR101300590B1 (ko) * | 2011-10-18 | 2013-08-27 | 넷솔 주식회사 | 메모리 장치 및 이의 테스트 방법 |
| US9236144B2 (en) * | 2014-03-12 | 2016-01-12 | Intel IP Corporation | For-test apparatuses and techniques |
| KR20170029914A (ko) * | 2015-09-08 | 2017-03-16 | 에스케이하이닉스 주식회사 | 메모리 장치 및 이의 동작 방법 |
| US10891992B1 (en) | 2017-02-16 | 2021-01-12 | Synopsys, Inc. | Bit-line repeater insertion architecture |
| US10867665B1 (en) * | 2017-02-16 | 2020-12-15 | Synopsys, Inc. | Reset before write architecture and method |
| US10431265B2 (en) * | 2017-03-23 | 2019-10-01 | Silicon Storage Technology, Inc. | Address fault detection in a flash memory system |
| CN111161785A (zh) * | 2019-12-31 | 2020-05-15 | 展讯通信(上海)有限公司 | 静态随机存储器及其故障检测电路 |
| DE102021106756A1 (de) * | 2020-05-29 | 2021-12-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Verfahren zum testen einer speicherschaltung und speicherschaltung |
| CN112349341B (zh) * | 2020-11-09 | 2024-05-28 | 深圳佰维存储科技股份有限公司 | Lpddr测试方法、装置、可读存储介质及电子设备 |
| US11594275B2 (en) | 2021-07-12 | 2023-02-28 | Changxin Memory Technologies, Inc. | Method for detecting leakage position in memory and device for detecting leakage position in memory |
| CN114187956B (zh) * | 2022-01-14 | 2023-09-05 | 长鑫存储技术有限公司 | 存储器预充电时长边界的测试方法、装置、设备及存储介质 |
| CN114582411B (zh) * | 2022-03-01 | 2024-12-06 | 长鑫存储技术有限公司 | 存储器检测方法、电路、装置、设备及存储介质 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4719418A (en) | 1985-02-19 | 1988-01-12 | International Business Machines Corporation | Defect leakage screen system |
| US5034923A (en) | 1987-09-10 | 1991-07-23 | Motorola, Inc. | Static RAM with soft defect detection |
| US5428574A (en) | 1988-12-05 | 1995-06-27 | Motorola, Inc. | Static RAM with test features |
| US5255230A (en) * | 1991-12-31 | 1993-10-19 | Intel Corporation | Method and apparatus for testing the continuity of static random access memory cells |
| CA2212089C (en) * | 1997-07-31 | 2006-10-24 | Mosaid Technologies Incorporated | Bist memory test system |
| US6163862A (en) * | 1997-12-01 | 2000-12-19 | International Business Machines Corporation | On-chip test circuit for evaluating an on-chip signal using an external test signal |
| JP2000322900A (ja) | 1999-05-12 | 2000-11-24 | Mitsubishi Electric Corp | 半導体記録装置 |
| TW473728B (en) * | 1999-07-22 | 2002-01-21 | Koninkl Philips Electronics Nv | A method for testing a memory array and a memory-based device so testable with a fault response signalizing mode for when finding predetermined correspondence between fault patterns signalizing one such fault pattern only in the form of a compressed resp |
| US6108257A (en) * | 1999-09-30 | 2000-08-22 | Philips Electronics North America Corporation | Zero power SRAM precharge |
| WO2001086660A1 (en) * | 2000-05-09 | 2001-11-15 | Koninklijke Philips Electronics N.V. | Integrated circuit containing sram memory and method of testing same |
| CA2345845C (en) * | 2001-04-30 | 2012-03-27 | Mosaid Technologies Incorporated | Bitline precharge |
-
2002
- 2002-06-17 US US10/173,229 patent/US6590818B1/en not_active Expired - Fee Related
-
2003
- 2003-05-07 AU AU2003234496A patent/AU2003234496A1/en not_active Abandoned
- 2003-05-07 WO PCT/US2003/014107 patent/WO2003107355A1/en not_active Ceased
- 2003-05-07 JP JP2004514085A patent/JP2005530299A/ja active Pending
- 2003-05-07 CN CNB038140888A patent/CN100501876C/zh not_active Expired - Fee Related
- 2003-05-07 KR KR10-2004-7020439A patent/KR20050008829A/ko not_active Ceased
- 2003-06-16 TW TW092116262A patent/TWI301272B/zh not_active IP Right Cessation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2005530299A5 (enExample) | ||
| US6577547B2 (en) | Semiconductor memory device | |
| JP2006511904A5 (enExample) | ||
| JP2000268596A5 (enExample) | ||
| US10192635B1 (en) | FinFET-based memory testing using multiple read operations | |
| JP2004519809A (ja) | Mramセル用の基準 | |
| CN1516200A (zh) | 具有测试装置的存储模块 | |
| CN100501876C (zh) | 存储器及用于在存储器中软故障检测的方法 | |
| JPH06223595A (ja) | 集積回路におけるメモリアレイのストレステスト | |
| JP2006500725A5 (enExample) | ||
| TW582036B (en) | Semiconductor memory device storing ternary data signal | |
| CN100342457C (zh) | 工作周期效率静态随机存取存储器单元测试 | |
| JPH06318400A (ja) | 半導体メモリの試験回路 | |
| JP4782937B2 (ja) | 半導体記憶装置 | |
| JPH01208795A (ja) | 半導体記憶装置 | |
| TW493176B (en) | Integrated dynamic semiconductor-memory with redundant unit of memory-cells and its self-reparation method | |
| TWI230945B (en) | Semiconductor memory circuit | |
| JPH0991993A (ja) | 半導体記憶装置の試験方法 | |
| Tseng et al. | A built-in self-repair scheme for multiport RAMs | |
| JP2003173695A (ja) | 半導体記憶装置及びメモリセルの救済方法 | |
| JP4588706B2 (ja) | Mramセルにおける加速寿命試験 | |
| JPH04290458A (ja) | 半導体装置 | |
| CN116417056A (zh) | Mram芯片及mram芯片阵列短路位置的测试方法 | |
| US7719908B1 (en) | Memory having read disturb test mode | |
| JP2005196878A (ja) | 半導体記憶装置 |