JP2005530299A - メモリにおけるソフト欠陥検出のための方法及び装置 - Google Patents

メモリにおけるソフト欠陥検出のための方法及び装置 Download PDF

Info

Publication number
JP2005530299A
JP2005530299A JP2004514085A JP2004514085A JP2005530299A JP 2005530299 A JP2005530299 A JP 2005530299A JP 2004514085 A JP2004514085 A JP 2004514085A JP 2004514085 A JP2004514085 A JP 2004514085A JP 2005530299 A JP2005530299 A JP 2005530299A
Authority
JP
Japan
Prior art keywords
memory
bit
predetermined
voltage
word line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004514085A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005530299A5 (enExample
Inventor
ダブリュ. リストン、トーマス
エヌ. ハー、ローレンス
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2005530299A publication Critical patent/JP2005530299A/ja
Publication of JP2005530299A5 publication Critical patent/JP2005530299A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C2029/1202Word line control
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C2029/1204Bit line control

Landscapes

  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Static Random-Access Memory (AREA)
JP2004514085A 2002-06-17 2003-05-07 メモリにおけるソフト欠陥検出のための方法及び装置 Pending JP2005530299A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/173,229 US6590818B1 (en) 2002-06-17 2002-06-17 Method and apparatus for soft defect detection in a memory
PCT/US2003/014107 WO2003107355A1 (en) 2002-06-17 2003-05-07 Method and apparatus for soft defect detection in a memory

Publications (2)

Publication Number Publication Date
JP2005530299A true JP2005530299A (ja) 2005-10-06
JP2005530299A5 JP2005530299A5 (enExample) 2006-06-22

Family

ID=22631081

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004514085A Pending JP2005530299A (ja) 2002-06-17 2003-05-07 メモリにおけるソフト欠陥検出のための方法及び装置

Country Status (7)

Country Link
US (1) US6590818B1 (enExample)
JP (1) JP2005530299A (enExample)
KR (1) KR20050008829A (enExample)
CN (1) CN100501876C (enExample)
AU (1) AU2003234496A1 (enExample)
TW (1) TWI301272B (enExample)
WO (1) WO2003107355A1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010501966A (ja) * 2006-08-22 2010-01-21 エヌエックスピー ビー ヴィ スタティックランダムアクセスメモリを検査する方法

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19951048C2 (de) * 1999-10-22 2002-11-21 Infineon Technologies Ag Verfahren zur Identifizierung einer integrierten Schaltung
US6834017B2 (en) * 2002-10-03 2004-12-21 Hewlett-Packard Development Company, L.P. Error detection system for an information storage device
KR100585090B1 (ko) * 2003-06-04 2006-05-30 삼성전자주식회사 스태틱 메모리셀 소프트 결함 검출수단을 구비하는 반도체집적회로 및 이의 소프트 결함 검출방법
US7872930B2 (en) * 2008-05-15 2011-01-18 Qualcomm, Incorporated Testing a memory device having field effect transistors subject to threshold voltage shifts caused by bias temperature instability
US8797813B2 (en) 2011-05-17 2014-08-05 Maxlinear, Inc. Method and apparatus for memory power and/or area reduction
KR101300590B1 (ko) * 2011-10-18 2013-08-27 넷솔 주식회사 메모리 장치 및 이의 테스트 방법
US9236144B2 (en) * 2014-03-12 2016-01-12 Intel IP Corporation For-test apparatuses and techniques
KR20170029914A (ko) * 2015-09-08 2017-03-16 에스케이하이닉스 주식회사 메모리 장치 및 이의 동작 방법
US10891992B1 (en) 2017-02-16 2021-01-12 Synopsys, Inc. Bit-line repeater insertion architecture
US10867665B1 (en) * 2017-02-16 2020-12-15 Synopsys, Inc. Reset before write architecture and method
US10431265B2 (en) * 2017-03-23 2019-10-01 Silicon Storage Technology, Inc. Address fault detection in a flash memory system
CN111161785A (zh) * 2019-12-31 2020-05-15 展讯通信(上海)有限公司 静态随机存储器及其故障检测电路
DE102021106756A1 (de) * 2020-05-29 2021-12-02 Taiwan Semiconductor Manufacturing Co., Ltd. Verfahren zum testen einer speicherschaltung und speicherschaltung
CN112349341B (zh) * 2020-11-09 2024-05-28 深圳佰维存储科技股份有限公司 Lpddr测试方法、装置、可读存储介质及电子设备
US11594275B2 (en) 2021-07-12 2023-02-28 Changxin Memory Technologies, Inc. Method for detecting leakage position in memory and device for detecting leakage position in memory
CN114187956B (zh) * 2022-01-14 2023-09-05 长鑫存储技术有限公司 存储器预充电时长边界的测试方法、装置、设备及存储介质
CN114582411B (zh) * 2022-03-01 2024-12-06 长鑫存储技术有限公司 存储器检测方法、电路、装置、设备及存储介质

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4719418A (en) 1985-02-19 1988-01-12 International Business Machines Corporation Defect leakage screen system
US5034923A (en) 1987-09-10 1991-07-23 Motorola, Inc. Static RAM with soft defect detection
US5428574A (en) 1988-12-05 1995-06-27 Motorola, Inc. Static RAM with test features
US5255230A (en) * 1991-12-31 1993-10-19 Intel Corporation Method and apparatus for testing the continuity of static random access memory cells
CA2212089C (en) * 1997-07-31 2006-10-24 Mosaid Technologies Incorporated Bist memory test system
US6163862A (en) * 1997-12-01 2000-12-19 International Business Machines Corporation On-chip test circuit for evaluating an on-chip signal using an external test signal
JP2000322900A (ja) 1999-05-12 2000-11-24 Mitsubishi Electric Corp 半導体記録装置
TW473728B (en) * 1999-07-22 2002-01-21 Koninkl Philips Electronics Nv A method for testing a memory array and a memory-based device so testable with a fault response signalizing mode for when finding predetermined correspondence between fault patterns signalizing one such fault pattern only in the form of a compressed resp
US6108257A (en) * 1999-09-30 2000-08-22 Philips Electronics North America Corporation Zero power SRAM precharge
WO2001086660A1 (en) * 2000-05-09 2001-11-15 Koninklijke Philips Electronics N.V. Integrated circuit containing sram memory and method of testing same
CA2345845C (en) * 2001-04-30 2012-03-27 Mosaid Technologies Incorporated Bitline precharge

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010501966A (ja) * 2006-08-22 2010-01-21 エヌエックスピー ビー ヴィ スタティックランダムアクセスメモリを検査する方法

Also Published As

Publication number Publication date
TW200405351A (en) 2004-04-01
KR20050008829A (ko) 2005-01-21
WO2003107355A1 (en) 2003-12-24
TWI301272B (en) 2008-09-21
AU2003234496A1 (en) 2003-12-31
CN1662997A (zh) 2005-08-31
US6590818B1 (en) 2003-07-08
CN100501876C (zh) 2009-06-17

Similar Documents

Publication Publication Date Title
JP2005530299A (ja) メモリにおけるソフト欠陥検出のための方法及び装置
KR101492667B1 (ko) 반도체 메모리 디바이스 테스트 방법, 반도체 메모리 디바이스 테스트 회로, 집적 회로 및 ate 장치
CN101836260B (zh) 具有动态可调读取裕量的集成电路存储器及其方法
US9666307B1 (en) Apparatuses and methods for flexible fuse transmission
KR101061080B1 (ko) Sram 셀과 어레이 테스트 장치 및 방법
US5491665A (en) IDDQ -testable RAM
US5619460A (en) Method of testing a random access memory
US5495448A (en) Memory testing through cumulative word line activation
JP4215637B2 (ja) デューティ・サイクル効率のよいsramセル試験
US6501691B2 (en) Word-line deficiency detection method for semiconductor memory device
JP2004079141A (ja) 半導体メモリ装置
US5742549A (en) Sense amplifier circuit for detecting degradation of digit lines and method thereof
US5757816A (en) IDDQ testing of integrated circuits
US5999466A (en) Method, apparatus and system for voltage screening of integrated circuits
JP4782937B2 (ja) 半導体記憶装置
CN100517516C (zh) 浮动字线检测方法、存储设备及其测试方法和系统、存储器阵列
JP2004530243A (ja) メモリセルの構造試験
JP3866818B2 (ja) 半導体記憶装置
US7286426B2 (en) Semiconductor memory device
EP0642137A2 (en) Quiescent-current testable RAM
CN114121084B (zh) 存储装置、侦测方法以及装置、存储介质
KR950004871B1 (ko) 중복회로가 있는 반도체기억장치 및 그중복회로의 사용여부를 확보하는 검사방법
JP3022792B2 (ja) 半導体集積回路装置
JP2011227969A (ja) 半導体集積回路及び不良ビットセル検出方法
KR0142366B1 (ko) 메모리쎌 불량체크회로 및 그 테스트 방법

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060502

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060502

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060609

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090114

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090120

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090420

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20091006

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100205

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20100217

A912 Re-examination (zenchi) completed and case transferred to appeal board

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20100312

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20101006

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20101012

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20101108

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20101111

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20101206

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20101209