JP2005303464A5 - - Google Patents

Download PDF

Info

Publication number
JP2005303464A5
JP2005303464A5 JP2004113439A JP2004113439A JP2005303464A5 JP 2005303464 A5 JP2005303464 A5 JP 2005303464A5 JP 2004113439 A JP2004113439 A JP 2004113439A JP 2004113439 A JP2004113439 A JP 2004113439A JP 2005303464 A5 JP2005303464 A5 JP 2005303464A5
Authority
JP
Japan
Prior art keywords
clock signal
latch circuit
data
flip
edge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004113439A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005303464A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2004113439A priority Critical patent/JP2005303464A/ja
Priority claimed from JP2004113439A external-priority patent/JP2005303464A/ja
Priority to TW094109343A priority patent/TWI262650B/zh
Priority to US11/099,696 priority patent/US7353441B2/en
Priority to CNA2005100648477A priority patent/CN1681209A/zh
Publication of JP2005303464A publication Critical patent/JP2005303464A/ja
Publication of JP2005303464A5 publication Critical patent/JP2005303464A5/ja
Pending legal-status Critical Current

Links

JP2004113439A 2004-04-07 2004-04-07 フリップフロップ Pending JP2005303464A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2004113439A JP2005303464A (ja) 2004-04-07 2004-04-07 フリップフロップ
TW094109343A TWI262650B (en) 2004-04-07 2005-03-25 Flip-flop
US11/099,696 US7353441B2 (en) 2004-04-07 2005-04-06 Flip flop circuit and apparatus using a flip flop circuit
CNA2005100648477A CN1681209A (zh) 2004-04-07 2005-04-07 触发器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004113439A JP2005303464A (ja) 2004-04-07 2004-04-07 フリップフロップ

Publications (2)

Publication Number Publication Date
JP2005303464A JP2005303464A (ja) 2005-10-27
JP2005303464A5 true JP2005303464A5 (enExample) 2006-05-11

Family

ID=35061941

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004113439A Pending JP2005303464A (ja) 2004-04-07 2004-04-07 フリップフロップ

Country Status (4)

Country Link
US (1) US7353441B2 (enExample)
JP (1) JP2005303464A (enExample)
CN (1) CN1681209A (enExample)
TW (1) TWI262650B (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3964423B2 (ja) * 2004-10-22 2007-08-22 シャープ株式会社 コンテンツデータ作成装置、コンテンツデータ作成方法、コンテンツデータ作成用プログラム、および、コンテンツデータ表示装置
US7650549B2 (en) * 2005-07-01 2010-01-19 Texas Instruments Incorporated Digital design component with scan clock generation
US7725792B2 (en) * 2006-03-01 2010-05-25 Qualcomm Incorporated Dual-path, multimode sequential storage element
US7484149B2 (en) * 2006-03-14 2009-01-27 International Business Machines Corporation Negative edge flip-flops for muxscan and edge clock compatible LSSD
US20090315601A1 (en) * 2006-08-03 2009-12-24 Freescale Semiconductor, Inc. Device and method for timing error management
WO2008015495A1 (en) 2006-08-03 2008-02-07 Freescale Semiconductor, Inc. Device and method for power management
EP2234272A3 (en) * 2009-03-23 2015-09-30 Oticon A/S Low-power dual-edge-triggered storage cell with scan test support and clock gating circuit therefor
FR2961043B1 (fr) * 2010-06-04 2012-07-20 St Microelectronics Sa Registre a double front et son controle a partir d'une horloge
JP5569176B2 (ja) * 2010-06-22 2014-08-13 富士通セミコンダクター株式会社 半導体集積回路
DE102011004310B3 (de) 2011-02-17 2012-04-26 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Schieberegister und Einer-Aus-Vielen-Schieberegister
US8667349B2 (en) * 2011-08-11 2014-03-04 Taiwan Semiconductor Manufacturing Co., Ltd. Scan flip-flop circuit having fast setup time
US9911470B2 (en) * 2011-12-15 2018-03-06 Nvidia Corporation Fast-bypass memory circuit
US9244123B1 (en) 2014-11-25 2016-01-26 Freescale Semiconductor, Inc. Synchronous circuit, method of designing a synchronous circuit, and method of validating a synchronous circuit
US9680450B2 (en) * 2015-02-19 2017-06-13 Advanced Micro Devices, Inc. Flip-flop circuit with latch bypass
US11092649B2 (en) 2019-03-12 2021-08-17 Samsung Electronics Co., Ltd. Method for reducing power consumption in scannable flip-flops without additional circuitry
CN113726326B (zh) * 2021-07-28 2023-11-07 南京航空航天大学 容忍单粒子双点翻转的锁存器结构

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2567530B2 (ja) 1991-07-30 1996-12-25 ストーリッジ・テクノロジー・パートナーズ Ｃｍｏｓ論理回路
JPH0575401A (ja) 1991-09-11 1993-03-26 Toshiba Corp スキヤンセル用フリツプフロツプ回路
JP2522140B2 (ja) 1992-11-18 1996-08-07 日本電気株式会社 論理回路
JPH0795013A (ja) 1993-04-30 1995-04-07 Kawasaki Steel Corp エッジトリガ型フリップフロップ
JP3183260B2 (ja) * 1998-06-17 2001-07-09 日本電気株式会社 スキャンフリップフロップ回路
US6300809B1 (en) * 2000-07-14 2001-10-09 International Business Machines Corporation Double-edge-triggered flip-flop providing two data transitions per clock cycle
US6525565B2 (en) * 2001-01-12 2003-02-25 Xilinx, Inc. Double data rate flip-flop
DE10219119A1 (de) 2002-04-29 2003-11-13 Infineon Technologies Ag Über ein Taktsignal geteuertes Flipflop, Verfahren zum Durchschalten eines Signals durch ein Flipflop, Verwendung eines Flipflops sowie eine Takt-Sperrschaltung
US7082560B2 (en) * 2002-05-24 2006-07-25 Sun Microsystems, Inc. Scan capable dual edge-triggered state element for application of combinational and sequential scan test patterns
US7132854B1 (en) * 2004-09-23 2006-11-07 Cypress Semiconductor Corporation Data path configurable for multiple clocking arrangements

Similar Documents

Publication Publication Date Title
JP2005303464A5 (enExample)
JP4322548B2 (ja) データ形式変換回路
CN101592975B (zh) 一种时钟切换电路
US7586337B2 (en) Circuit for switching between two clock signals independently of the frequency of the clock signals
KR100602585B1 (ko) 반도체장치
JP4141885B2 (ja) シリアル通信装置
JP2003044349A (ja) レジスタ及び信号生成方法
TW200614670A (en) Flip-flop
CN103782516A (zh) 多个环形振荡器的同步输出
JP2008122159A (ja) 半導体集積回路
JP2006101269A (ja) ラッチクロック生成回路及びシリアル−パラレル変換回路
CN101299601A (zh) 一种时钟切换电路
JP2001237675A (ja) Ｄ−ｆｆ回路
JP4965866B2 (ja) 自動初期化型周波数分割器
US20050225361A1 (en) Clock selection circuit and digital processing system for reducing glitches
US20070133314A1 (en) Integrated Circuit Devices Having Dual Data Rate (DDR) Output Circuits Therein
JP5519456B2 (ja) エッジ検出回路及びエッジ検出方法
JP5117957B2 (ja) フリップフロップ回路
JP2009165064A (ja) 分周回路及び分周方法
JP2000207051A (ja) Ｄｌｌクロック発生器
JP4588435B2 (ja) 出力信号を安定して生成する同期化回路
JP2004258888A (ja) 半導体集積回路
JP2000165208A (ja) フリップフロップ
KR100903384B1 (ko) 반도체 메모리 장치와 그의 구동 방법
JP2007003337A (ja) 半導体集積回路