CN1681209A - 触发器 - Google Patents

触发器 Download PDF

Info

Publication number
CN1681209A
CN1681209A CNA2005100648477A CN200510064847A CN1681209A CN 1681209 A CN1681209 A CN 1681209A CN A2005100648477 A CNA2005100648477 A CN A2005100648477A CN 200510064847 A CN200510064847 A CN 200510064847A CN 1681209 A CN1681209 A CN 1681209A
Authority
CN
China
Prior art keywords
clock signal
data
latch circuit
scan
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2005100648477A
Other languages
English (en)
Chinese (zh)
Inventor
平野胜士
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of CN1681209A publication Critical patent/CN1681209A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318541—Scan latches or cell details
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H03K3/0372—Bistable circuits of the primary-secondary type

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
CNA2005100648477A 2004-04-07 2005-04-07 触发器 Pending CN1681209A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004113439 2004-04-07
JP2004113439A JP2005303464A (ja) 2004-04-07 2004-04-07 フリップフロップ

Publications (1)

Publication Number Publication Date
CN1681209A true CN1681209A (zh) 2005-10-12

Family

ID=35061941

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2005100648477A Pending CN1681209A (zh) 2004-04-07 2005-04-07 触发器

Country Status (4)

Country Link
US (1) US7353441B2 (enExample)
JP (1) JP2005303464A (enExample)
CN (1) CN1681209A (enExample)
TW (1) TWI262650B (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102362432A (zh) * 2009-03-23 2012-02-22 奥迪康有限公司 具有扫描测试支持的低功率双边沿触发存储单元及其时钟门控电路

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3964423B2 (ja) * 2004-10-22 2007-08-22 シャープ株式会社 コンテンツデータ作成装置、コンテンツデータ作成方法、コンテンツデータ作成用プログラム、および、コンテンツデータ表示装置
US7650549B2 (en) * 2005-07-01 2010-01-19 Texas Instruments Incorporated Digital design component with scan clock generation
US7725792B2 (en) * 2006-03-01 2010-05-25 Qualcomm Incorporated Dual-path, multimode sequential storage element
US7484149B2 (en) * 2006-03-14 2009-01-27 International Business Machines Corporation Negative edge flip-flops for muxscan and edge clock compatible LSSD
US20090315601A1 (en) * 2006-08-03 2009-12-24 Freescale Semiconductor, Inc. Device and method for timing error management
WO2008015495A1 (en) 2006-08-03 2008-02-07 Freescale Semiconductor, Inc. Device and method for power management
FR2961043B1 (fr) * 2010-06-04 2012-07-20 St Microelectronics Sa Registre a double front et son controle a partir d'une horloge
JP5569176B2 (ja) * 2010-06-22 2014-08-13 富士通セミコンダクター株式会社 半導体集積回路
DE102011004310B3 (de) 2011-02-17 2012-04-26 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Schieberegister und Einer-Aus-Vielen-Schieberegister
US8667349B2 (en) * 2011-08-11 2014-03-04 Taiwan Semiconductor Manufacturing Co., Ltd. Scan flip-flop circuit having fast setup time
US9911470B2 (en) * 2011-12-15 2018-03-06 Nvidia Corporation Fast-bypass memory circuit
US9244123B1 (en) 2014-11-25 2016-01-26 Freescale Semiconductor, Inc. Synchronous circuit, method of designing a synchronous circuit, and method of validating a synchronous circuit
US9680450B2 (en) * 2015-02-19 2017-06-13 Advanced Micro Devices, Inc. Flip-flop circuit with latch bypass
US11092649B2 (en) 2019-03-12 2021-08-17 Samsung Electronics Co., Ltd. Method for reducing power consumption in scannable flip-flops without additional circuitry
CN113726326B (zh) * 2021-07-28 2023-11-07 南京航空航天大学 容忍单粒子双点翻转的锁存器结构

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2567530B2 (ja) 1991-07-30 1996-12-25 ストーリッジ・テクノロジー・パートナーズ Ｃｍｏｓ論理回路
JPH0575401A (ja) 1991-09-11 1993-03-26 Toshiba Corp スキヤンセル用フリツプフロツプ回路
JP2522140B2 (ja) 1992-11-18 1996-08-07 日本電気株式会社 論理回路
JPH0795013A (ja) 1993-04-30 1995-04-07 Kawasaki Steel Corp エッジトリガ型フリップフロップ
JP3183260B2 (ja) * 1998-06-17 2001-07-09 日本電気株式会社 スキャンフリップフロップ回路
US6300809B1 (en) * 2000-07-14 2001-10-09 International Business Machines Corporation Double-edge-triggered flip-flop providing two data transitions per clock cycle
US6525565B2 (en) * 2001-01-12 2003-02-25 Xilinx, Inc. Double data rate flip-flop
DE10219119A1 (de) 2002-04-29 2003-11-13 Infineon Technologies Ag Über ein Taktsignal geteuertes Flipflop, Verfahren zum Durchschalten eines Signals durch ein Flipflop, Verwendung eines Flipflops sowie eine Takt-Sperrschaltung
US7082560B2 (en) * 2002-05-24 2006-07-25 Sun Microsystems, Inc. Scan capable dual edge-triggered state element for application of combinational and sequential scan test patterns
US7132854B1 (en) * 2004-09-23 2006-11-07 Cypress Semiconductor Corporation Data path configurable for multiple clocking arrangements

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102362432A (zh) * 2009-03-23 2012-02-22 奥迪康有限公司 具有扫描测试支持的低功率双边沿触发存储单元及其时钟门控电路

Also Published As

Publication number Publication date
TWI262650B (en) 2006-09-21
US20050229059A1 (en) 2005-10-13
TW200614670A (en) 2006-05-01
US7353441B2 (en) 2008-04-01
JP2005303464A (ja) 2005-10-27

Similar Documents

Publication Publication Date Title
CN1681209A (zh) 触发器
CN1130829C (zh) 逻辑合成方法、半导体集成电路和运算电路
CN1170242C (zh) 半导体集成电路的逻辑合成方法
CN1710812A (zh) 触发器电路
CN1702968A (zh) 具有扫描触发器电路的半导体集成电路器件
CN1191416A (zh) 双稳电路
CN1474505A (zh) 主从触发电路
CN1260884C (zh) 时钟控制电路
CN100341245C (zh) 具有数据反相电路的集成电路设备
CN1551507A (zh) 串行和并行之间的数据格式转换器
CN100350745C (zh) 半导体集成电路、逻辑运算电路和触发器
CN1301592C (zh) 再产生复位和时钟信号的电路和方法及相应高速数字系统
CN102914738B (zh) 扫描测试电路
CN1497848A (zh) 触发器电路
KR101076809B1 (ko) 불필요한 전력소모를 줄일 수 있는 스캔 플립플롭 회로
CN1452316A (zh) 扫描路径电路和包括该扫描路径电路的半导体集成电路
CN1697319A (zh) 带复位和/或置位功能且基于条件预充结构的d触发器
CN100347955C (zh) 带有扫描测试功能基于条件预充结构的d触发器
CN1110900C (zh) 计数器和配有该计数器的半导体存储器
CN1097343C (zh) 接口电路和设定其确定电平的方法
CN1771663A (zh) 锁存动态逻辑结构
CN1236170A (zh) 半导体装置及其设计方法
CN1101018C (zh) 除法装置
CN1697320A (zh) 采用灵敏放大器结构的下降沿cmos触发器
CN101047380A (zh) 共用输入/输出端子控制电路

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication