JP2005174486A5 - - Google Patents

Download PDF

Info

Publication number
JP2005174486A5
JP2005174486A5 JP2003414596A JP2003414596A JP2005174486A5 JP 2005174486 A5 JP2005174486 A5 JP 2005174486A5 JP 2003414596 A JP2003414596 A JP 2003414596A JP 2003414596 A JP2003414596 A JP 2003414596A JP 2005174486 A5 JP2005174486 A5 JP 2005174486A5
Authority
JP
Japan
Prior art keywords
data
register
test data
input
flag
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003414596A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005174486A (ja
JP4737929B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2003414596A priority Critical patent/JP4737929B2/ja
Priority claimed from JP2003414596A external-priority patent/JP4737929B2/ja
Priority to US11/008,270 priority patent/US7406637B2/en
Publication of JP2005174486A publication Critical patent/JP2005174486A/ja
Publication of JP2005174486A5 publication Critical patent/JP2005174486A5/ja
Application granted granted Critical
Publication of JP4737929B2 publication Critical patent/JP4737929B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

JP2003414596A 2003-12-12 2003-12-12 半導体記憶装置 Expired - Lifetime JP4737929B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2003414596A JP4737929B2 (ja) 2003-12-12 2003-12-12 半導体記憶装置
US11/008,270 US7406637B2 (en) 2003-12-12 2004-12-10 Semiconductor memory device capable of testing memory cells at high speed

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003414596A JP4737929B2 (ja) 2003-12-12 2003-12-12 半導体記憶装置

Publications (3)

Publication Number Publication Date
JP2005174486A JP2005174486A (ja) 2005-06-30
JP2005174486A5 true JP2005174486A5 (enExample) 2006-12-28
JP4737929B2 JP4737929B2 (ja) 2011-08-03

Family

ID=34734340

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003414596A Expired - Lifetime JP4737929B2 (ja) 2003-12-12 2003-12-12 半導体記憶装置

Country Status (2)

Country Link
US (1) US7406637B2 (enExample)
JP (1) JP4737929B2 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8286046B2 (en) 2001-09-28 2012-10-09 Rambus Inc. Integrated circuit testing module including signal shaping interface
US8166361B2 (en) 2001-09-28 2012-04-24 Rambus Inc. Integrated circuit testing module configured for set-up and hold time testing
JP5068739B2 (ja) * 2005-03-18 2012-11-07 ラムバス・インコーポレーテッド 集積回路試験モジュール
KR100843197B1 (ko) * 2006-02-28 2008-07-02 삼성전자주식회사 위상이 다른 다수개의 드라우지 클럭 신호들을 내부적으로발생하는 집적회로 장치
US7362633B2 (en) * 2006-03-21 2008-04-22 Infineon Technologies Ag Parallel read for front end compression mode
JP2007272982A (ja) * 2006-03-31 2007-10-18 Matsushita Electric Ind Co Ltd 半導体記憶装置およびその検査方法
KR100859833B1 (ko) * 2006-07-20 2008-09-23 주식회사 하이닉스반도체 반도체 메모리 장치
JP2008077763A (ja) * 2006-09-21 2008-04-03 Toshiba Corp 半導体記憶装置
JP2008165887A (ja) * 2006-12-27 2008-07-17 Rohm Co Ltd メモリリード回路、それを用いたメモリ装置
KR20130015725A (ko) * 2011-08-04 2013-02-14 에스케이하이닉스 주식회사 반도체 메모리 장치를 포함하는 시스템-인 패키지 및 시스템-인 패키지의 입출력 핀 확인방법
US10236042B2 (en) 2016-10-28 2019-03-19 Integrated Silicon Solution, Inc. Clocked commands timing adjustments method in synchronous semiconductor integrated circuits
US10068626B2 (en) 2016-10-28 2018-09-04 Integrated Silicon Solution, Inc. Clocked commands timing adjustments in synchronous semiconductor integrated circuits

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0695440B2 (ja) * 1988-06-01 1994-11-24 三菱電機株式会社 メモリテスト装置のメモリパターン発生器
JPH0371500A (ja) * 1989-08-11 1991-03-27 Sony Corp 半導体メモリ
JP2761559B2 (ja) * 1989-11-13 1998-06-04 株式会社アドバンテスト 半導体メモリ試験用データ発生装置
JPH05256919A (ja) * 1992-03-13 1993-10-08 Fujitsu Ltd 半導体記憶装置
JP3061988B2 (ja) * 1993-09-07 2000-07-10 日本電気株式会社 高速自己テスト回路内蔵半導体記憶装置
US5668815A (en) * 1996-08-14 1997-09-16 Advanced Micro Devices, Inc. Method for testing integrated memory using an integrated DMA controller
US6661839B1 (en) * 1998-03-24 2003-12-09 Advantest Corporation Method and device for compressing and expanding data pattern
JPH11329000A (ja) 1998-05-19 1999-11-30 Mitsubishi Electric Corp 内蔵メモリテスト方法、およびそれに用いるバスインタフェースユニット、コマンドデコーダ
JP4601737B2 (ja) * 1998-10-28 2010-12-22 株式会社東芝 メモリ混載ロジックｌｓｉ
JP2000207900A (ja) * 1999-01-12 2000-07-28 Mitsubishi Electric Corp 同期型半導体記憶装置
JP3667146B2 (ja) * 1999-03-30 2005-07-06 台湾積體電路製造股▲ふん▼有限公司 メモリ用内蔵自己テスト回路
JP3576457B2 (ja) * 1999-05-11 2004-10-13 シャープ株式会社 １チップマイクロコンピュータおよびその制御方法、ならびにそれを用いたｉｃカード
US6591385B1 (en) * 2000-09-11 2003-07-08 Agilent Technologies, Inc. Method and apparatus for inserting programmable latency between address and data information in a memory tester
US6851076B1 (en) * 2000-09-28 2005-02-01 Agilent Technologies, Inc. Memory tester has memory sets configurable for use as error catch RAM, Tag RAM's, buffer memories and stimulus log RAM
US20020133769A1 (en) * 2001-03-15 2002-09-19 Cowles Timothy B. Circuit and method for test and repair
DE10115880B4 (de) * 2001-03-30 2007-01-25 Infineon Technologies Ag Testschaltung zum kritischen Testen einer synchronen Speicherschaltung
US6834364B2 (en) * 2001-04-19 2004-12-21 Agilent Technologies, Inc. Algorithmically programmable memory tester with breakpoint trigger, error jamming and 'scope mode that memorizes target sequences
US6779140B2 (en) * 2001-06-29 2004-08-17 Agilent Technologies, Inc. Algorithmically programmable memory tester with test sites operating in a slave mode
JP2003068098A (ja) * 2001-08-28 2003-03-07 Mitsubishi Electric Corp テスト回路装置および半導体集積回路装置

Similar Documents

Publication Publication Date Title
CN102157205B (zh) 一种对fpga内部嵌入式多位存储器故障的测试方法
US7729185B2 (en) Apparatus and method for detection of address decoder open faults
US20090300440A1 (en) Data controlling in the mbist chain architecture
JPH0287400A (ja) メモリ装置
JP2005174486A5 (enExample)
TW516118B (en) Decoding conversion device and method capable of supporting multiple memory chips and their application system
WO2004092755A1 (ja) 試験装置
JP2004531848A (ja) データストアをテストするテスト方法
JP2009289374A5 (enExample)
TWI473106B (zh) Semiconductor test device
US9026747B2 (en) Memory device with a logical-to-physical bank mapping cache
JPH10188597A (ja) メモリ試験装置
CN102013274A (zh) 一种存储器的自检测电路和方法
JP4737929B2 (ja) 半導体記憶装置
KR101998815B1 (ko) 반도체 메모리 장치 및 그의 테스트 방법
JPWO2008107996A1 (ja) 試験装置
JP4520942B2 (ja) 試験装置及び設定方法
JPH0256760B2 (enExample)
CN103871478A (zh) 嵌入式存储器测试系统
CN116631486A (zh) 一种低复杂度内存内置自测试电路
JP4981918B2 (ja) 試験装置及び試験方法
JP4161481B2 (ja) フェイルメモリ回路及びそのインタリーブコピー方法
CN112466386B (zh) 一种面向故障分类的存储器测试系统及方法
JP2005259266A (ja) 試験装置及び試験方法
JPS63173975A (ja) 半導体装置