JP2005101552A5 - - Google Patents

Download PDF

Info

Publication number
JP2005101552A5
JP2005101552A5 JP2004235723A JP2004235723A JP2005101552A5 JP 2005101552 A5 JP2005101552 A5 JP 2005101552A5 JP 2004235723 A JP2004235723 A JP 2004235723A JP 2004235723 A JP2004235723 A JP 2004235723A JP 2005101552 A5 JP2005101552 A5 JP 2005101552A5
Authority
JP
Japan
Prior art keywords
pattern
layer
conductor layer
exposed
composition containing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004235723A
Other languages
English (en)
Japanese (ja)
Other versions
JP4619060B2 (ja
JP2005101552A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2004235723A priority Critical patent/JP4619060B2/ja
Priority claimed from JP2004235723A external-priority patent/JP4619060B2/ja
Publication of JP2005101552A publication Critical patent/JP2005101552A/ja
Publication of JP2005101552A5 publication Critical patent/JP2005101552A5/ja
Application granted granted Critical
Publication of JP4619060B2 publication Critical patent/JP4619060B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2004235723A 2003-08-15 2004-08-13 半導体装置の作製方法 Expired - Fee Related JP4619060B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004235723A JP4619060B2 (ja) 2003-08-15 2004-08-13 半導体装置の作製方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2003294021 2003-08-15
JP2004235723A JP4619060B2 (ja) 2003-08-15 2004-08-13 半導体装置の作製方法

Publications (3)

Publication Number Publication Date
JP2005101552A JP2005101552A (ja) 2005-04-14
JP2005101552A5 true JP2005101552A5 (enExample) 2007-08-16
JP4619060B2 JP4619060B2 (ja) 2011-01-26

Family

ID=34466912

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004235723A Expired - Fee Related JP4619060B2 (ja) 2003-08-15 2004-08-13 半導体装置の作製方法

Country Status (1)

Country Link
JP (1) JP4619060B2 (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4785447B2 (ja) * 2005-07-15 2011-10-05 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP2007027487A (ja) * 2005-07-19 2007-02-01 Dowa Holdings Co Ltd 導電膜または配線の形成法
JP2007095979A (ja) * 2005-09-29 2007-04-12 Clover Denshi Kogyo Kk バンプ形成装置
JP4961162B2 (ja) * 2006-05-01 2012-06-27 有限会社 エスアイジェイテクノロジ 電気接続体及びカートリッジ
JP5352967B2 (ja) * 2006-11-17 2013-11-27 株式会社リコー 多層配線構造の製造方法及び多層配線構造
JP5101097B2 (ja) * 2006-12-14 2012-12-19 株式会社リコー 多層配線の作製方法及び多層配線並びに薄膜トランジスタ、アクティブマトリックス駆動回路及びフラットパネルディスプレイ
US7858513B2 (en) * 2007-06-18 2010-12-28 Organicid, Inc. Fabrication of self-aligned via holes in polymer thin films
WO2009047854A1 (ja) * 2007-10-11 2009-04-16 Sij Technology, Inc. 電気接続体、電気接続体の形成方法及びカートリッジ
FR2925222B1 (fr) * 2007-12-17 2010-04-16 Commissariat Energie Atomique Procede de realisation d'une interconnexion electrique entre deux couches conductrices
JP2009239070A (ja) * 2008-03-27 2009-10-15 Fujifilm Corp 配線形成方法
US8343869B2 (en) * 2008-06-24 2013-01-01 Xjet Ltd. Method for non-contact materials deposition
WO2011111507A1 (en) * 2010-03-12 2011-09-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
JP2011249452A (ja) * 2010-05-25 2011-12-08 Murata Mfg Co Ltd 配線基板及び配線基板の製造方法
WO2012002236A1 (en) * 2010-06-29 2012-01-05 Semiconductor Energy Laboratory Co., Ltd. Wiring board, semiconductor device, and manufacturing methods thereof
JP2012190887A (ja) * 2011-03-09 2012-10-04 Murata Mfg Co Ltd 電子部品
JP6370077B2 (ja) * 2014-03-25 2018-08-08 株式会社Ｆｕｊｉ 電子デバイスの製造方法及び製造装置
US10026624B2 (en) * 2014-12-19 2018-07-17 Idemitsu Kosan Co., Ltd. Conductor composition ink, laminated wiring member, semiconductor element and electronic device, and method for producing laminated wiring member
TW201724356A (zh) * 2015-08-13 2017-07-01 Idemitsu Kosan Co 導體及其製造方法、及使用其之積層電路與積層佈線構件
CN106502011A (zh) * 2016-12-30 2017-03-15 深圳市华星光电技术有限公司 画素结构及工作方法、阵列基板
WO2019186780A1 (ja) * 2018-03-28 2019-10-03 株式会社Ｆｕｊｉ 回路形成方法、および回路形成装置

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03177073A (ja) * 1989-12-05 1991-08-01 Seiko Epson Corp 薄膜トランジスタ
JP3457348B2 (ja) * 1993-01-15 2003-10-14 株式会社東芝 半導体装置の製造方法
JPH06296023A (ja) * 1993-02-10 1994-10-21 Semiconductor Energy Lab Co Ltd 薄膜状半導体装置およびその作製方法
JP4302194B2 (ja) * 1997-04-25 2009-07-22 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP3980312B2 (ja) * 2001-09-26 2007-09-26 株式会社日立製作所 液晶表示装置およびその製造方法
JP4250893B2 (ja) * 2001-12-21 2009-04-08 セイコーエプソン株式会社 電子装置の製造方法
JP2003280553A (ja) * 2002-03-22 2003-10-02 Sharp Corp アクティブマトリクス基板
JP4623986B2 (ja) * 2003-03-26 2011-02-02 株式会社半導体エネルギー研究所 表示装置の作製方法

Similar Documents

Publication Publication Date Title
JP2005101552A5 (enExample)
JP2006516824A5 (enExample)
JP2002313757A5 (enExample)
JP2006524436A5 (enExample)
JP2005535119A5 (enExample)
TWI685938B (zh) 跳孔結構
JP2011502353A5 (enExample)
WO2004095515A8 (en) Methods for contracting conducting layers overlying magnetoelectronic elements of mram devices
TW201017848A (en) Multi-layer thick metallization structure for a microelectronic device, integrated circuit containing same, and method of manufacturing an integrated circuit containing same
JP2006179903A5 (enExample)
JP2008502144A5 (enExample)
US11289645B2 (en) Method to integrate MRAM devices to the interconnects of 30nm and beyond CMOS technologies
JP2003258107A5 (enExample)
JP2008503073A5 (enExample)
KR100641980B1 (ko) 반도체 소자의 배선 및 그 형성방법
JP2002359231A5 (enExample)
JP2005311335A5 (enExample)
JP2007129030A (ja) 半導体装置及びその製造方法
JP2005340800A5 (enExample)
JP2007035904A5 (enExample)
KR100870019B1 (ko) 박막 트랜지스터 기판 및 그의 제조 방법
JP2005136403A5 (enExample)
TW201306099A (zh) 顯示面板及其製作方法
KR100646960B1 (ko) 플래쉬 메모리소자의 금속배선 형성방법
WO2001071802A3 (en) Use of organic spin on materials as a stop-layer for local interconnect, contact and via layers