JP2004021574A - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP2004021574A JP2004021574A JP2002175170A JP2002175170A JP2004021574A JP 2004021574 A JP2004021574 A JP 2004021574A JP 2002175170 A JP2002175170 A JP 2002175170A JP 2002175170 A JP2002175170 A JP 2002175170A JP 2004021574 A JP2004021574 A JP 2004021574A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- circuit block
- switch
- task
- power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computing Systems (AREA)
- Power Sources (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002175170A JP2004021574A (ja) | 2002-06-17 | 2002-06-17 | 半導体装置 |
| US10/373,042 US7023757B2 (en) | 2002-06-17 | 2003-02-26 | Semiconductor device |
| US11/363,060 US7254082B2 (en) | 2002-06-17 | 2006-02-28 | Semiconductor device |
| US11/826,854 US20080016383A1 (en) | 2002-06-17 | 2007-07-19 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002175170A JP2004021574A (ja) | 2002-06-17 | 2002-06-17 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2004021574A true JP2004021574A (ja) | 2004-01-22 |
| JP2004021574A5 JP2004021574A5 (https=) | 2005-09-22 |
Family
ID=29728018
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002175170A Pending JP2004021574A (ja) | 2002-06-17 | 2002-06-17 | 半導体装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (3) | US7023757B2 (https=) |
| JP (1) | JP2004021574A (https=) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008181329A (ja) * | 2007-01-24 | 2008-08-07 | Matsushita Electric Ind Co Ltd | 半導体集積回路及びその電源供給制御方法 |
| JP2009151573A (ja) * | 2007-12-20 | 2009-07-09 | Fujitsu Microelectronics Ltd | 半導体集積回路 |
| JP2009231360A (ja) * | 2008-03-19 | 2009-10-08 | Fujitsu Ltd | 半導体装置 |
| JP2012009587A (ja) * | 2010-06-24 | 2012-01-12 | Fujitsu Ltd | 半導体装置及び半導体装置の制御方法 |
| JP2012069115A (ja) * | 2004-07-27 | 2012-04-05 | Intel Corp | マルチコアプロセッサにおける電力管理調整 |
| JP2013093038A (ja) * | 2007-06-27 | 2013-05-16 | Qualcomm Inc | マルチメディア処理電力管理のためのパワーゲーティング |
| JP2014142719A (ja) * | 2013-01-22 | 2014-08-07 | Canon Inc | 情報処理装置 |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003132683A (ja) * | 2001-10-23 | 2003-05-09 | Hitachi Ltd | 半導体装置 |
| JP4387815B2 (ja) * | 2004-01-30 | 2009-12-24 | 富士通株式会社 | シリアルタイプのインターフェイス回路、そのパワーセーブ方法及びシリアルインターフェイスを持つデバイス |
| KR100571646B1 (ko) * | 2005-03-31 | 2006-04-17 | 주식회사 하이닉스반도체 | 파워 다운 모드 반도체 소자 |
| JP4621113B2 (ja) * | 2005-10-28 | 2011-01-26 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
| JP2007226632A (ja) * | 2006-02-24 | 2007-09-06 | Denso Corp | マイクロコンピュータ |
| US9411390B2 (en) * | 2008-02-11 | 2016-08-09 | Nvidia Corporation | Integrated circuit device having power domains and partitions based on use case power optimization |
| US8575993B2 (en) * | 2011-08-17 | 2013-11-05 | Broadcom Corporation | Integrated circuit with pre-heating for reduced subthreshold leakage |
| US9471395B2 (en) | 2012-08-23 | 2016-10-18 | Nvidia Corporation | Processor cluster migration techniques |
| US8947137B2 (en) | 2012-09-05 | 2015-02-03 | Nvidia Corporation | Core voltage reset systems and methods with wide noise margin |
| US9443564B2 (en) * | 2015-01-26 | 2016-09-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, electronic component, and electronic device |
| JP2018180768A (ja) * | 2017-04-07 | 2018-11-15 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| KR20190063879A (ko) * | 2017-11-30 | 2019-06-10 | 에스케이하이닉스 주식회사 | 반도체 장치 |
| KR102420005B1 (ko) * | 2017-12-21 | 2022-07-12 | 에스케이하이닉스 주식회사 | 파워 게이팅 제어 회로 |
| US11205469B2 (en) * | 2019-07-12 | 2021-12-21 | Micron Technology, Inc. | Power domain switches for switching power reduction |
Family Cites Families (29)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5396635A (en) * | 1990-06-01 | 1995-03-07 | Vadem Corporation | Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system |
| US5832286A (en) * | 1991-12-04 | 1998-11-03 | Sharp Kabushiki Kaisha | Power control apparatus for digital electronic device |
| US5583457A (en) * | 1992-04-14 | 1996-12-10 | Hitachi, Ltd. | Semiconductor integrated circuit device having power reduction mechanism |
| US5614847A (en) * | 1992-04-14 | 1997-03-25 | Hitachi, Ltd. | Semiconductor integrated circuit device having power reduction mechanism |
| JPH06208790A (ja) * | 1993-01-12 | 1994-07-26 | Toshiba Corp | 半導体装置 |
| US5532524A (en) * | 1994-05-11 | 1996-07-02 | Apple Computer, Inc. | Distributed power regulation in a portable computer to optimize heat dissipation and maximize battery run-time for various power modes |
| JP3725911B2 (ja) * | 1994-06-02 | 2005-12-14 | 株式会社ルネサステクノロジ | 半導体装置 |
| US5615162A (en) * | 1995-01-04 | 1997-03-25 | Texas Instruments Incorporated | Selective power to memory |
| US5574697A (en) * | 1995-08-15 | 1996-11-12 | Micron Technology, Inc. | Memory device with distributed voltage regulation system |
| TW324101B (en) * | 1995-12-21 | 1998-01-01 | Hitachi Ltd | Semiconductor integrated circuit and its working method |
| JP3191910B2 (ja) * | 1996-01-23 | 2001-07-23 | キヤノン株式会社 | 機器制御装置及び方法 |
| US5781490A (en) * | 1996-07-03 | 1998-07-14 | Micron Technology, Inc. | Multiple staged power up of integrated circuit |
| JP3307866B2 (ja) | 1996-11-20 | 2002-07-24 | 松下電器産業株式会社 | デコード回路 |
| TW360873B (en) | 1996-11-20 | 1999-06-11 | Matsushita Electric Industrial Co Ltd | Semiconductor integrated circuit and decoding circuit of memory |
| JPH11340812A (ja) * | 1998-05-22 | 1999-12-10 | Mitsubishi Electric Corp | 半導体装置 |
| US6212641B1 (en) * | 1998-07-23 | 2001-04-03 | Inside Out Networks | Method and apparatus for improving power characteristics in a system having a reduced power mode |
| JP2000113670A (ja) * | 1998-10-05 | 2000-04-21 | Mitsubishi Electric Corp | 同期型半導体記憶装置 |
| JP4071378B2 (ja) * | 1998-11-17 | 2008-04-02 | 株式会社ルネサステクノロジ | 半導体回路装置 |
| WO2000045437A1 (en) * | 1999-01-26 | 2000-08-03 | Hitachi, Ltd. | Method of setting back bias of mos circuit, and mos integrated circuit |
| JP2001110185A (ja) * | 1999-10-07 | 2001-04-20 | Mitsubishi Electric Corp | クロック同期型半導体記憶装置 |
| JP2002064150A (ja) * | 2000-06-05 | 2002-02-28 | Mitsubishi Electric Corp | 半導体装置 |
| JP3902909B2 (ja) * | 2000-07-19 | 2007-04-11 | 沖電気工業株式会社 | 低消費電力型ダイナミックランダムアクセスメモリ |
| JP2003132683A (ja) * | 2001-10-23 | 2003-05-09 | Hitachi Ltd | 半導体装置 |
| JP2005071556A (ja) * | 2003-08-28 | 2005-03-17 | Renesas Technology Corp | 半導体記憶装置および半導体集積回路装置 |
| US7369815B2 (en) * | 2003-09-19 | 2008-05-06 | Qualcomm Incorporated | Power collapse for a wireless terminal |
| US7504854B1 (en) * | 2003-09-19 | 2009-03-17 | Xilinx, Inc. | Regulating unused/inactive resources in programmable logic devices for static power reduction |
| US7498836B1 (en) * | 2003-09-19 | 2009-03-03 | Xilinx, Inc. | Programmable low power modes for embedded memory blocks |
| JP4549711B2 (ja) * | 2004-03-29 | 2010-09-22 | ルネサスエレクトロニクス株式会社 | 半導体回路装置 |
| KR100854908B1 (ko) * | 2007-03-29 | 2008-08-28 | 주식회사 하이닉스반도체 | 반도체 메모리 소자의 셀 어레이 및 이의 동작 방법 |
-
2002
- 2002-06-17 JP JP2002175170A patent/JP2004021574A/ja active Pending
-
2003
- 2003-02-26 US US10/373,042 patent/US7023757B2/en not_active Expired - Lifetime
-
2006
- 2006-02-28 US US11/363,060 patent/US7254082B2/en not_active Expired - Fee Related
-
2007
- 2007-07-19 US US11/826,854 patent/US20080016383A1/en not_active Abandoned
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2012069115A (ja) * | 2004-07-27 | 2012-04-05 | Intel Corp | マルチコアプロセッサにおける電力管理調整 |
| JP2008181329A (ja) * | 2007-01-24 | 2008-08-07 | Matsushita Electric Ind Co Ltd | 半導体集積回路及びその電源供給制御方法 |
| US8055924B2 (en) | 2007-01-24 | 2011-11-08 | Panasonic Corporation | Semiconductor integrated circuit and electric power supply controlling method thereof |
| JP2013093038A (ja) * | 2007-06-27 | 2013-05-16 | Qualcomm Inc | マルチメディア処理電力管理のためのパワーゲーティング |
| JP2009151573A (ja) * | 2007-12-20 | 2009-07-09 | Fujitsu Microelectronics Ltd | 半導体集積回路 |
| JP2009231360A (ja) * | 2008-03-19 | 2009-10-08 | Fujitsu Ltd | 半導体装置 |
| JP2012009587A (ja) * | 2010-06-24 | 2012-01-12 | Fujitsu Ltd | 半導体装置及び半導体装置の制御方法 |
| JP2014142719A (ja) * | 2013-01-22 | 2014-08-07 | Canon Inc | 情報処理装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| US20080016383A1 (en) | 2008-01-17 |
| US7254082B2 (en) | 2007-08-07 |
| US20030231526A1 (en) | 2003-12-18 |
| US20060146635A1 (en) | 2006-07-06 |
| US7023757B2 (en) | 2006-04-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2004021574A (ja) | 半導体装置 | |
| US6107836A (en) | Semiconductor integrated circuit device having power reduction mechanism | |
| US6970019B2 (en) | Semiconductor integrated circuit device having power reduction mechanism | |
| KR100292595B1 (ko) | 저 전력 및 작은 영역의 슬립 모드를 갖는 반도체 집적 회로 | |
| JP4637512B2 (ja) | 半導体集積回路装置 | |
| JP2625633B2 (ja) | 論理マクロの電力消費を減少する方法 | |
| US7904838B2 (en) | Circuits with transient isolation operable in a low power state | |
| EP3644505B1 (en) | Electronic circuit providing different hysteresis in two operation modes | |
| US20080178030A1 (en) | Semiconductor integrated circuit and electric power supply controlling method thereof | |
| US20030188241A1 (en) | CMOS low leakage power-down data retention mechanism | |
| JP2002110920A (ja) | 半導体集積回路 | |
| CN101185049A (zh) | 在运行和休眠模式中存储数据的电路和方法 | |
| US20140159778A1 (en) | Semiconductor device and power supply control method of the semiconductor device | |
| US20050213380A1 (en) | Multiple power source-semiconductor integrated circuit | |
| US8723592B2 (en) | Adjustable body bias circuit | |
| JP4122954B2 (ja) | 半導体集積回路 | |
| JP2011054980A (ja) | 半導体集積回路装置 | |
| JP4494390B2 (ja) | チップ及びシステム | |
| JP2005517338A (ja) | 低消費電力のディジタル電子回路 | |
| KR102812148B1 (ko) | 파워다운모드의 안정적인 제어를 위한 반도체 장치 | |
| US7917776B2 (en) | System-on-chip including deepstop mode to reduce total leakage current and method thereof | |
| JP2005079360A (ja) | 半導体集積回路 | |
| KR100559738B1 (ko) | 멀티-쓰래쉬홀드 시모스 제어 장치, 멀티-쓰래쉬홀드 시모스 집적 회로 및 멀티-쓰래쉬홀드 시모스 제어 방법 | |
| JP2003347911A (ja) | 半導体集積回路 | |
| KR960015321B1 (ko) | 다이렉트 전류를 감소시킨 씨모스(coms)회로 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050413 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050413 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20050413 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20071109 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20071127 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20080123 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20080325 |