JP2003203044A5 - - Google Patents

Download PDF

Info

Publication number
JP2003203044A5
JP2003203044A5 JP2002002184A JP2002002184A JP2003203044A5 JP 2003203044 A5 JP2003203044 A5 JP 2003203044A5 JP 2002002184 A JP2002002184 A JP 2002002184A JP 2002002184 A JP2002002184 A JP 2002002184A JP 2003203044 A5 JP2003203044 A5 JP 2003203044A5
Authority
JP
Japan
Prior art keywords
signal
controller
address
control
transmitting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002002184A
Other languages
English (en)
Japanese (ja)
Other versions
JP3756818B2 (ja
JP2003203044A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2002002184A priority Critical patent/JP3756818B2/ja
Priority claimed from JP2002002184A external-priority patent/JP3756818B2/ja
Priority to US10/334,893 priority patent/US6721212B2/en
Publication of JP2003203044A publication Critical patent/JP2003203044A/ja
Publication of JP2003203044A5 publication Critical patent/JP2003203044A5/ja
Application granted granted Critical
Publication of JP3756818B2 publication Critical patent/JP3756818B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2002002184A 2002-01-09 2002-01-09 メモリ制御回路および制御システム Expired - Fee Related JP3756818B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2002002184A JP3756818B2 (ja) 2002-01-09 2002-01-09 メモリ制御回路および制御システム
US10/334,893 US6721212B2 (en) 2002-01-09 2003-01-02 Memory control circuit and control system for a plurality of memories interconnected via plural logic interfaces

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002002184A JP3756818B2 (ja) 2002-01-09 2002-01-09 メモリ制御回路および制御システム

Publications (3)

Publication Number Publication Date
JP2003203044A JP2003203044A (ja) 2003-07-18
JP2003203044A5 true JP2003203044A5 (enExample) 2004-09-02
JP3756818B2 JP3756818B2 (ja) 2006-03-15

Family

ID=19190710

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002002184A Expired - Fee Related JP3756818B2 (ja) 2002-01-09 2002-01-09 メモリ制御回路および制御システム

Country Status (2)

Country Link
US (1) US6721212B2 (enExample)
JP (1) JP3756818B2 (enExample)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7301961B1 (en) 2001-12-27 2007-11-27 Cypress Semiconductor Corportion Method and apparatus for configuring signal lines according to idle codes
US6879523B1 (en) * 2001-12-27 2005-04-12 Cypress Semiconductor Corporation Random access memory (RAM) method of operation and device for search engine systems
JP3963744B2 (ja) * 2002-03-15 2007-08-22 富士通株式会社 チップセレクト信号による制御を変更可能なメモリ装置
US20050086423A1 (en) * 2003-10-17 2005-04-21 Zitlaw Clifford A. System and method for implementing a NAND memory interface
KR100596776B1 (ko) * 2004-01-08 2006-07-04 주식회사 하이닉스반도체 멀티 칩 어셈블리 및 이의 구동 방법
FR2888032A1 (fr) * 2005-06-30 2007-01-05 Gemplus Sa Procede de gestion de memoire non volatile dans une carte a puce
US7554843B1 (en) * 2005-11-04 2009-06-30 Alta Analog, Inc. Serial bus incorporating high voltage programming signals
JP2007172333A (ja) * 2005-12-22 2007-07-05 Sanyo Electric Co Ltd バスアドレス選択回路およびバスアドレス選択方法
JP2007172332A (ja) * 2005-12-22 2007-07-05 Sanyo Electric Co Ltd メモリ制御回路及びメモリ制御方法
KR100663384B1 (ko) * 2005-12-30 2007-01-02 엠텍비젼 주식회사 메모리 인터페이스 장치 및 방법
US7451263B2 (en) * 2006-02-08 2008-11-11 Infineon Technologies Ag Shared interface for components in an embedded system
US7978541B2 (en) * 2007-01-02 2011-07-12 Marvell World Trade Ltd. High speed interface for multi-level memory
US8874831B2 (en) 2007-06-01 2014-10-28 Netlist, Inc. Flash-DRAM hybrid memory module
US7688628B2 (en) * 2007-06-30 2010-03-30 Intel Corporation Device selection circuit and method
JP2009048409A (ja) 2007-08-20 2009-03-05 Canon Inc インターフェース回路及び該回路を備えた集積回路装置
JP2010252090A (ja) * 2009-04-16 2010-11-04 Rohm Co Ltd 半導体装置
US9342445B2 (en) 2009-07-23 2016-05-17 Hgst Technologies Santa Ana, Inc. System and method for performing a direct memory access at a predetermined address in a flash storage
JP2012048427A (ja) * 2010-08-25 2012-03-08 Sony Corp 情報処理装置、情報処理方法及びプログラム
WO2012064670A1 (en) * 2010-11-09 2012-05-18 Rambus Inc. Area-efficient multi-modal signaling interface
JP5839474B2 (ja) * 2011-03-24 2016-01-06 株式会社半導体エネルギー研究所 信号処理回路
CN104303167B (zh) 2012-05-08 2018-01-23 马维尔国际贸易有限公司 计算机系统和存储器管理的方法
JP6030951B2 (ja) * 2012-12-28 2016-11-24 ルネサスエレクトロニクス株式会社 半導体装置及び電子装置
US9081666B2 (en) 2013-02-15 2015-07-14 Seagate Technology Llc Non-volatile memory channel control using a general purpose programmable processor in combination with a low level programmable sequencer
US9088445B2 (en) * 2013-03-07 2015-07-21 Qualcomm Incorporated Method and apparatus for selectively terminating signals on a bidirectional bus based on bus speed
WO2015116128A1 (en) * 2014-01-31 2015-08-06 Hewlett-Packard Development Company, L.P. Signal return path
JP6230588B2 (ja) * 2015-12-25 2017-11-15 ルネサスエレクトロニクス株式会社 半導体装置
CN112559411B (zh) * 2020-12-24 2023-03-31 西安翔腾微电子科技有限公司 一种基于ttl与lvttl接口的转换电路

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6161162A (en) * 1993-12-08 2000-12-12 Nec Corporation Multiprocessor system for enabling shared access to a memory
US20030009616A1 (en) * 1994-11-30 2003-01-09 Brian K. Langendorf Method and apparatus for integrating and determining whether a memory subsystem is installed with standard page mode memory or an extended data out memory
US5687382A (en) * 1995-06-07 1997-11-11 Hitachi America, Ltd. High speed, reduced power memory system implemented according to access frequency
US6247084B1 (en) * 1997-10-08 2001-06-12 Lsi Logic Corporation Integrated circuit with unified memory system and dual bus architecture
JP3856928B2 (ja) 1997-11-18 2006-12-13 松下電器産業株式会社 特定用途向け集積回路及び電子装置
JP2000010683A (ja) 1998-06-26 2000-01-14 Hitachi Ltd 双方向電圧変換回路および情報処理装置
JP2000105644A (ja) 1998-09-29 2000-04-11 Ricoh Co Ltd バス制御装置
KR100291897B1 (ko) * 1999-03-11 2001-06-01 윤종용 버스트 모드 액세스를 구비한 반도체 메모리 장치
KR100368133B1 (ko) * 2000-03-28 2003-01-15 한국과학기술원 메모리 셀 정보 저장 방법

Similar Documents

Publication Publication Date Title
JP2003203044A5 (enExample)
US20250045203A1 (en) Selectively-activated termination circuitry, and associated systems, methods, and devices
US6834014B2 (en) Semiconductor memory systems, methods, and devices for controlling active termination
JP3756818B2 (ja) メモリ制御回路および制御システム
US8780643B2 (en) Memory system and control method therefor
JP2914870B2 (ja) 半導体集積回路
US7162563B2 (en) Semiconductor integrated circuit having changeable bus width of external data signal
US20030156472A1 (en) Semiconductor integrated circuit device
US6327206B2 (en) Semiconductor memory device including serial/parallel conversion circuit
KR100294965B1 (ko) 입/출력장치의구성방법및그회로
JP2003223412A (ja) 半導体集積回路
JP2000029735A (ja) 自己試験を行う集積回路
KR100437468B1 (ko) 9의 배수가 되는 데이터 입출력 구조를 반도체 메모리 장치
JP2715009B2 (ja) ダイナミックランダムアクセスメモリ装置
US6385073B1 (en) Integrated circuit device with expandable nonvolatile memory
US7110296B2 (en) Flash memory device capable of improving a data loading speed
KR100596821B1 (ko) 멀티 프로세서 기능을 지원하는 메모리 장치
JP2022143741A (ja) 半導体集積回路及びその動作方法
JPH05334869A (ja) 半導体記憶装置
JP2001243766A5 (enExample)
JP2004199849A (ja) 入／出力の帯域幅を調節可能なメモリ装置
JP2005332407A (ja) 半導体メモリ装置の改善されたミラーモード動作システム及びその装置、並びにその方法
JP3001892B2 (ja) メモリアクセス回路
JP2005085399A (ja) メモリセル、半導体メモリ装置、及び半導体メモリ装置を備えたマイクロコンピュータ
JPH11102327A (ja) マイクロコンピュータ