JP2001014897A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2001014897A5 JP2001014897A5 JP1999182334A JP18233499A JP2001014897A5 JP 2001014897 A5 JP2001014897 A5 JP 2001014897A5 JP 1999182334 A JP1999182334 A JP 1999182334A JP 18233499 A JP18233499 A JP 18233499A JP 2001014897 A5 JP2001014897 A5 JP 2001014897A5
- Authority
- JP
- Japan
- Prior art keywords
- test mode
- mode signals
- competing
- decoding circuits
- signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11182334A JP2001014897A (ja) | 1999-06-28 | 1999-06-28 | 半導体装置 |
| US09/477,717 US6288956B1 (en) | 1999-06-28 | 2000-01-05 | Semiconductor device having test function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11182334A JP2001014897A (ja) | 1999-06-28 | 1999-06-28 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2001014897A JP2001014897A (ja) | 2001-01-19 |
| JP2001014897A5 true JP2001014897A5 (enExample) | 2005-10-27 |
Family
ID=16116502
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11182334A Pending JP2001014897A (ja) | 1999-06-28 | 1999-06-28 | 半導体装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6288956B1 (enExample) |
| JP (1) | JP2001014897A (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002358800A (ja) * | 2001-05-28 | 2002-12-13 | Mitsubishi Electric Corp | 半導体装置 |
| KR100951666B1 (ko) | 2008-08-08 | 2010-04-07 | 주식회사 하이닉스반도체 | 테스트 모드를 제어하는 반도체 집적 회로 |
| CN115206409B (zh) * | 2022-07-08 | 2025-08-01 | 长鑫存储技术有限公司 | 模式控制结构、测试模式控制方法及存储器 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2955156B2 (ja) | 1992-10-29 | 1999-10-04 | 三菱電機株式会社 | 半導体装置 |
| JP2639319B2 (ja) * | 1993-09-22 | 1997-08-13 | 日本電気株式会社 | 半導体装置 |
| JP3753190B2 (ja) | 1995-04-26 | 2006-03-08 | 三菱電機株式会社 | 半導体装置 |
| JPH0991957A (ja) | 1995-07-14 | 1997-04-04 | Mitsubishi Electric Corp | 半導体装置のモード選定回路 |
-
1999
- 1999-06-28 JP JP11182334A patent/JP2001014897A/ja active Pending
-
2000
- 2000-01-05 US US09/477,717 patent/US6288956B1/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR940025183A (ko) | 액티브-레벨로 배치가능한 핀을 갖는 집적회로 및 그 배치 방법 | |
| JPH09186560A5 (enExample) | ||
| KR900013720A (ko) | 프로그래머블 논리회로 | |
| JPH11249870A (ja) | 二進比較回路 | |
| JP2001014897A5 (enExample) | ||
| CN103324296A (zh) | 键盘模块以及键盘矩阵的检测方法 | |
| CN101371151B (zh) | 减少的插脚计数扫描链实施方案 | |
| JPS5979495A (ja) | シフト回路 | |
| US6288956B1 (en) | Semiconductor device having test function | |
| JPH0644031B2 (ja) | テスト回路 | |
| JPS6193711A (ja) | 遅延回路 | |
| JPH06138191A (ja) | 半導体集積回路 | |
| JPS6243409Y2 (enExample) | ||
| JPH03105269A (ja) | テスト回路 | |
| JPH0546101Y2 (enExample) | ||
| JPH11296400A (ja) | モード設定回路 | |
| JPS6347831A (ja) | マイクロコンピユ−タ | |
| JPH03244214A (ja) | 多数決論理回路 | |
| KR910013533A (ko) | COMS PLA 회로의 스턱오픈(stuck-open)고장 검출용 초기화 패턴 결합회로 | |
| JPH02146181A (ja) | 半導体記憶装置 | |
| JPH0786840B2 (ja) | モジュロw回路 | |
| JPH0614105B2 (ja) | テスト回路 | |
| JPH02206222A (ja) | カウンタ | |
| JPH04130818A (ja) | 入力回路 | |
| JPH0682148B2 (ja) | テストパターン発生器 |