JP2001014897A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JP2001014897A JP2001014897A JP11182334A JP18233499A JP2001014897A JP 2001014897 A JP2001014897 A JP 2001014897A JP 11182334 A JP11182334 A JP 11182334A JP 18233499 A JP18233499 A JP 18233499A JP 2001014897 A JP2001014897 A JP 2001014897A
- Authority
- JP
- Japan
- Prior art keywords
- test mode
- circuit
- signal
- test
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/46—Test trigger logic
Landscapes
- Tests Of Electronic Circuits (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Dram (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11182334A JP2001014897A (ja) | 1999-06-28 | 1999-06-28 | 半導体装置 |
| US09/477,717 US6288956B1 (en) | 1999-06-28 | 2000-01-05 | Semiconductor device having test function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11182334A JP2001014897A (ja) | 1999-06-28 | 1999-06-28 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2001014897A true JP2001014897A (ja) | 2001-01-19 |
| JP2001014897A5 JP2001014897A5 (enExample) | 2005-10-27 |
Family
ID=16116502
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11182334A Pending JP2001014897A (ja) | 1999-06-28 | 1999-06-28 | 半導体装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6288956B1 (enExample) |
| JP (1) | JP2001014897A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002358800A (ja) * | 2001-05-28 | 2002-12-13 | Mitsubishi Electric Corp | 半導体装置 |
| KR100951666B1 (ko) * | 2008-08-08 | 2010-04-07 | 주식회사 하이닉스반도체 | 테스트 모드를 제어하는 반도체 집적 회로 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115206409B (zh) * | 2022-07-08 | 2025-08-01 | 长鑫存储技术有限公司 | 模式控制结构、测试模式控制方法及存储器 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2955156B2 (ja) | 1992-10-29 | 1999-10-04 | 三菱電機株式会社 | 半導体装置 |
| JP2639319B2 (ja) * | 1993-09-22 | 1997-08-13 | 日本電気株式会社 | 半導体装置 |
| JP3753190B2 (ja) | 1995-04-26 | 2006-03-08 | 三菱電機株式会社 | 半導体装置 |
| JPH0991957A (ja) | 1995-07-14 | 1997-04-04 | Mitsubishi Electric Corp | 半導体装置のモード選定回路 |
-
1999
- 1999-06-28 JP JP11182334A patent/JP2001014897A/ja active Pending
-
2000
- 2000-01-05 US US09/477,717 patent/US6288956B1/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002358800A (ja) * | 2001-05-28 | 2002-12-13 | Mitsubishi Electric Corp | 半導体装置 |
| KR100951666B1 (ko) * | 2008-08-08 | 2010-04-07 | 주식회사 하이닉스반도체 | 테스트 모드를 제어하는 반도체 집적 회로 |
| US9368237B2 (en) | 2008-08-08 | 2016-06-14 | Hynix Semiconductor Inc. | Semiconductor integrated circuit capable of controlling test modes without stopping test |
Also Published As
| Publication number | Publication date |
|---|---|
| US6288956B1 (en) | 2001-09-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100374521B1 (ko) | 저속 테스터로 동작 확인이 가능한 고속 패킷 데이터입력을 구비한 반도체 기억 장치 | |
| JP3080341B2 (ja) | データ一致検出回路 | |
| JP2003229917A (ja) | データ伝送システム | |
| CN103502826B (zh) | 输入电路 | |
| JP2001014897A (ja) | 半導体装置 | |
| TW200409122A (en) | Circuit and method for generating mode register set code | |
| JP2007232626A (ja) | テストモード設定回路 | |
| US6378091B1 (en) | Test mode circuit capable of surely resetting test mode signals | |
| US7962681B2 (en) | System and method of conditional control of latch circuit devices | |
| US5938746A (en) | System for prioritizing slave input register to receive data transmission via bi-directional data line from master | |
| US7890286B2 (en) | Test circuit for performing multiple test modes | |
| US6859070B2 (en) | Semiconductor integrated circuit device having flip-flops that can be reset easily | |
| US20180259575A1 (en) | Test mode control circuit | |
| EP1160668B1 (en) | Semiconductor integrated circuit and method of testing semiconductor integrated circuit | |
| TW579481B (en) | Improved skew pointer generation | |
| JP3696004B2 (ja) | 半導体回路 | |
| JP4862588B2 (ja) | クロック制御回路および半導体集積回路 | |
| KR100486255B1 (ko) | 데이터 검출회로 및 데이터 검출 방법 | |
| US20060053264A1 (en) | Semiconductor device preventing writing of prohibited set value to register | |
| JP3299387B2 (ja) | 入力判別回路 | |
| JP2827679B2 (ja) | 半導体装置 | |
| KR100390950B1 (ko) | 스페셜 테스트 모드 회로 | |
| KR970007263B1 (ko) | 마이크로 콘트롤러의 진단 롬 테스트 모드 인에이블 회로 | |
| KR101308099B1 (ko) | 단일스테이지 지연 추론적 어드레스 디코더 | |
| JPH0490196A (ja) | クロックパルス検出回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050715 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050715 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080213 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080226 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20080701 |