JP2000174225A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2000174225A5 JP2000174225A5 JP1998341599A JP34159998A JP2000174225A5 JP 2000174225 A5 JP2000174225 A5 JP 2000174225A5 JP 1998341599 A JP1998341599 A JP 1998341599A JP 34159998 A JP34159998 A JP 34159998A JP 2000174225 A5 JP2000174225 A5 JP 2000174225A5
- Authority
- JP
- Japan
- Prior art keywords
- mis transistor
- integrated circuit
- circuit device
- semiconductor integrated
- gate electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims 51
- 238000002955 isolation Methods 0.000 claims 16
- 239000000758 substrate Substances 0.000 claims 13
- 238000004519 manufacturing process Methods 0.000 claims 8
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims 7
- 238000000034 method Methods 0.000 claims 6
- 230000015572 biosynthetic process Effects 0.000 claims 5
- 239000012535 impurity Substances 0.000 claims 5
- 239000003990 capacitor Substances 0.000 claims 4
- 238000000151 deposition Methods 0.000 claims 2
- 238000005229 chemical vapour deposition Methods 0.000 claims 1
- 238000003860 storage Methods 0.000 claims 1
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10341599A JP2000174225A (ja) | 1998-12-01 | 1998-12-01 | 半導体集積回路装置およびその製造方法 |
| TW088119931A TW462126B (en) | 1998-12-01 | 1999-11-16 | Semiconductor integrated circuit apparatus and its manufacturing method |
| KR1019990052132A KR100712972B1 (ko) | 1998-12-01 | 1999-11-23 | 반도체 집적회로 장치 및 그 제조방법 |
| US09/452,173 US6734479B1 (en) | 1998-12-01 | 1999-12-01 | Semiconductor integrated circuit device and the method of producing the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10341599A JP2000174225A (ja) | 1998-12-01 | 1998-12-01 | 半導体集積回路装置およびその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000174225A JP2000174225A (ja) | 2000-06-23 |
| JP2000174225A5 true JP2000174225A5 (https=) | 2004-11-25 |
Family
ID=18347333
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10341599A Pending JP2000174225A (ja) | 1998-12-01 | 1998-12-01 | 半導体集積回路装置およびその製造方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6734479B1 (https=) |
| JP (1) | JP2000174225A (https=) |
| KR (1) | KR100712972B1 (https=) |
| TW (1) | TW462126B (https=) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6232168B1 (en) * | 2000-08-25 | 2001-05-15 | Micron Technology, Inc. | Memory circuitry and method of forming memory circuitry |
| JP2003031684A (ja) * | 2001-07-11 | 2003-01-31 | Hitachi Ltd | 半導体集積回路装置およびその製造方法 |
| JP4068340B2 (ja) | 2001-12-17 | 2008-03-26 | エルピーダメモリ株式会社 | 半導体集積回路装置 |
| US6921692B2 (en) * | 2003-07-07 | 2005-07-26 | Micron Technology, Inc. | Methods of forming memory circuitry |
| US7838369B2 (en) * | 2005-08-29 | 2010-11-23 | National Semiconductor Corporation | Fabrication of semiconductor architecture having field-effect transistors especially suitable for analog applications |
| KR101116361B1 (ko) * | 2010-02-26 | 2012-03-09 | 주식회사 하이닉스반도체 | 반도체 장치 제조 방법 |
| US8785271B2 (en) * | 2011-01-31 | 2014-07-22 | GlobalFoundries, Inc. | DRAM cell based on conductive nanochannel plate |
| JP5930650B2 (ja) | 2011-10-07 | 2016-06-08 | キヤノン株式会社 | 半導体装置の製造方法 |
| US11264323B2 (en) * | 2019-10-08 | 2022-03-01 | Nanya Technology Corporation | Semiconductor device and method for fabricating the same |
| TWI870393B (zh) * | 2020-03-17 | 2025-01-21 | 聯華電子股份有限公司 | 半導體元件及其製作方法 |
| KR20230106849A (ko) * | 2022-01-07 | 2023-07-14 | 삼성전자주식회사 | 반도체 장치 |
| KR20230144284A (ko) | 2022-04-07 | 2023-10-16 | 삼성전자주식회사 | 반도체 장치 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02214155A (ja) | 1989-02-15 | 1990-08-27 | Hitachi Ltd | 半導体装置 |
| JPH0458556A (ja) | 1990-06-28 | 1992-02-25 | Sony Corp | 半導体装置 |
| JPH0936318A (ja) | 1995-07-18 | 1997-02-07 | Fujitsu Ltd | ダイナミックメモリ |
| JP3272979B2 (ja) * | 1997-01-08 | 2002-04-08 | 株式会社東芝 | 半導体装置 |
| JP3466851B2 (ja) * | 1997-01-20 | 2003-11-17 | 株式会社東芝 | 半導体装置及びその製造方法 |
| JPH1168105A (ja) * | 1997-08-26 | 1999-03-09 | Mitsubishi Electric Corp | 半導体装置 |
-
1998
- 1998-12-01 JP JP10341599A patent/JP2000174225A/ja active Pending
-
1999
- 1999-11-16 TW TW088119931A patent/TW462126B/zh not_active IP Right Cessation
- 1999-11-23 KR KR1019990052132A patent/KR100712972B1/ko not_active Expired - Fee Related
- 1999-12-01 US US09/452,173 patent/US6734479B1/en not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7521715B2 (en) | Node contact structures in semiconductor devices | |
| CN102138211B (zh) | 用于包括双沟道晶体管的sram单元的本体触点 | |
| JP4087107B2 (ja) | 半導体素子の薄膜トランジスタ製造方法 | |
| US7387919B2 (en) | Methods of fabricating a semiconductor device having a node contact structure of a CMOS inverter | |
| CN101030585B (zh) | 半导体存储器件以及其制造方法 | |
| US20080093645A1 (en) | Fabrication Process For Increased Capacitance In An Embedded DRAM Memory | |
| KR950001159B1 (ko) | 반도체 메모리장치의 박막트랜지스터 및 그 제조방법 | |
| JPWO2000070683A1 (ja) | 半導体記憶装置 | |
| CN101789433A (zh) | 一种动态随机存储器的阵列结构及其制备方法 | |
| US20070241335A1 (en) | Methods of fabricating semiconductor integrated circuits using selective epitaxial growth and partial planarization techniques and semiconductor integrated circuits fabricated thereby | |
| TW200908298A (en) | On-chip memory cell and method of manufacturing same | |
| US11894039B2 (en) | Fft-dram | |
| US5404030A (en) | One-bit memory cell in static random access memory device with PMOS thin film transistor load pair | |
| JPH11238860A (ja) | 半導体集積回路装置およびその製造方法 | |
| JP2000174225A5 (https=) | ||
| JPH04233272A (ja) | ダブルトレンチ半導体メモリ及びその製造方法 | |
| KR930009131B1 (ko) | 초고집적 반도체 메모리장치의 제조방법 | |
| JP2001358233A (ja) | 半導体集積回路装置および半導体集積回路装置の製造方法 | |
| JP2851968B2 (ja) | 改良された絶縁ゲート型トランジスタを有する半導体装置及びその製造方法 | |
| JP2002299609A (ja) | 半導体装置及びその製造方法 | |
| CN1316599C (zh) | 半导体集成电路器件的制造方法 | |
| TW202343749A (zh) | 半導體記憶體裝置 | |
| US20070138501A1 (en) | Semiconductor device and method of manufacturing semiconductor device | |
| KR100557927B1 (ko) | 에스램 디바이스의 콘택 형성방법 | |
| CN108417489B (zh) | Sram存储器及其形成方法 |